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ABSTRACT
 
This final report presents the results of a 4 month study to design a hybrid
 
analog/digital receiver for outer planet mission probe communication links. The
 
scope of this study includes functional design of the receiver; comparisons between
 
analog and digital processing; hardware tradeoffs for key components including fre­
quency generators, A/D converters, and digital processors; development and simulation
 
of the processing algorithms for acquisition, tracking, and demodulation; and detailed
 
design of the receiver in order to determine its size, weight, power, reliability, and
 
radiation hardness. In addition, an evaluation was made of the receiver's capabili­
ties to perform accurate measurement of signal strength and frequency for radio science
 
missions.
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1. INTRODUCTION AND SUMMARY
 
This final report describes the work performed on NASA/Ames Contract No.
 
NAS2-9367, Hybrid Receiver Study. The period of performance was I November 1976
 
to 1 March 1977. The contract monitor was Mr. Terry Grant of NASA/Ames.
 
The results of feasibility studies of missions to Jupiter, Saturn, and Uranus
 
indicate the desirability of operating a flyby or orbiting spacecraft bus as a relay
 
for the data acquired by the atmospheric probes. A hybrid receiver has been pro­
posed'as the vehicle for closing the probe-to-bus communication link in a way which
 
allows maximum flexibility to mission planners, while minimizing development costs by
 
using the same flight hardware for a variety of modulation types and data rates. A
 
receiver which meets these requirements was analyzed and designed during the course of
 
this study.
 
1.1 RECEIVER PERFORMANCE
 
The hybrid receiver has been designed to operate over a 20 MHz band centered
 
about 1 GHz, with 20 channels spaced at I MHz intervals. A predominant characteristic
 
of the probe communication link at this frequency is the magnitude of the doppler
 
uncertainty over which the system must operate. The receiyer has been designed to­
acquire, track, and demodulate over a total frequency uncertainty of ±80 kHz (due to
 
doppler spread and oscillator drift) and to track a doppler rate of ±50 Hz/sec. The
 
information bandwidth of the received signal ranges from 100 to 1000 Hz using either
 
differential phase shift keyed (DPSK) or a continuous phase frequency shift keyed
 
(CPFSK) modulation. The signal-to-noise ratios, defined in terms of the ratio of
 
carrier power C to noise spectral density N0 , may be as low as 24.5 dB-Hz for 100 Hz,
 
or 34.5 dB-Hz for 1000 Hz. These power levels correspond to an Eb/NO of 4.5 dB at
 
both the 100 and 1000 Hz information bandwidths.
 
The most important consideration in specifying the performance of the hybrid
 
receiver is acquisition time. The active life of the nonrecoverable entry probe for
 
Jupiter atmospheric tests has been estimated at 30 minutes. Of this time, 50 seconds
 
has been allocated for receiver acquisition (minimum C/N0 , probability of acquisition
 
greater than 0.995, and probability of false acquisition b6low 10-4). One fundamental
 
result of the tradeoff study was the determination that a conventional phase-locked
 
receiver is unable to meet this acquisition time requirement by a wide margin. For
 
this reason, a sequential acquisition procedure has been developed which not only
 
achieves the required performance, but also avoids the complexity of performing paral­
lel searches in frequency by means of multiple channels or FFT filtering.
 
When coarse frequency acquisition has occurred, the receiver is required to lock
 
up and track a 50 Hz doppler rate with less than I Hz rms frequency error (1 second
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average and strong C/N0 ). In order to accomplish this, a second order frequency-lock
 
loop algorithm is incorporated. The receiver also performs bit synchronization with
 
a transition tracking loop, and data demodulation for DPSK and CPFSK signals. Both
 
the frequency and time tracking loops are optimum loops in the sense that the prede­
tection signal-to-noise ratio is maximized by filtering to the data bandwidth, and
 
the demodulation decisions are fed back to the tracking loops (data directed).
 
The results of extensive analysis and simulation of the hybrid receiver algorithms
 
indicate that all performance specifications are met with margin. For initial acqui­
sition, the probability of acquiring exceeds 0.995 at 45 seconds, while the false
 
-
alarm rate is below 10 . The frequency and time tracking loops are able to acquire .
 
and track at 24.5 dB C/N not only for 100 Hz of data but also at 1000 Hz. These
 
tracking loops yield a frequency variance of 3 Hz and time jitter of less than 1% at
 
minimum C/No . Simulation of the entire receiver demodulation sequence shows a perfor­
mance which is within 0.5 dB of the theoretical performance of DPSK and CPFSK signal­
ing. Table 1-1 lists the key performance specifications and capabilities for the
 
hybrid receiver.
 
Table 1-1. Hybrid Receiver Performance
 
Performance Parameter Specification Capability
 
Frequency (selectable) 1000 ±10 MHz 991, 992, ..., 1011 MHz
 
Doppler uncertainty ±80 kHz ±80 kHz
 
Maximum doppler rate ±50 Hz/sec ±50 Hz/sec
 
Minimum signal -146 dBm -146 dBm
 
Maximum signal -116 dBm/Hz -116 dBm
 
Maximum noise (N ) -166 dBm/Hz -166 dBm/Hz
 
Minimum noise (N ) -170 dBm/Hz -170.5 dBm/Hz
 
Minimum operating C/N0 24 dB-Hz 24.5 dB-Hz
 
Minimum signal BW 100 Hz 100 Hz
 
Maximum signal BW 1000 Hz 1000 Hz
 
Acquisition time (24.5 dB-Hz) 50 sec 45 sec
 
Probability of acquisition 0.995 0.995
 
-4 -4
 Probability of false acquisition 10 <10
 
Frequency track error* 1 Hz 0.2 Hz
 
C/No = minimum plus 20 dB, maximum doppler rate 
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Inaddition to the demodulation functions, the hybrid receiver design lends
 
itself to extremely accurate measurements of frequency and signal strength.
 
Table 1-2 lists the capabilities of the hybrid receiver in estimating these param­
eters for the purposes of radio science missions. Because the entire receiver is
 
coherently tied to a single frequency reference and all frequency tuning is done
 
digitally (without voltage controlled oscillators), frequency resolution to 0.14 Hz
 
Table 1-2. 

Performance Parameter 

Signal Power Measurement
 
Accuracy 

Gain stability 

Averaging times 

Estimate uncertainty (3a)
 
1 	kbps, C = -116 dBm (high SNR)
 
Single sample

0.1 sec (100 samples) 

10 sec (1000 samples) 

100 bps, C = -146 dBm (low SNR)
 
Single sample 

1 sec (100 samples) 

60 sec (6000 samples) 

Frequency Measurement
 
Radio Science Performance
 
Statement
 
of Work
 
Specification 

±1 dB 

±0.1 dB 

I to 60 sec 

-

-

-

-

-

-

Frequency Resolution TBD 

Averaging times 1 to 60 sec 

Frequency uncertainty (3a)
 
100 bps, D = 50 Hz/sec, C = -126 dBm 
Single sample 

1 sec (100 samples) 

5 sec (500 samples) 

10 sec (1000 samples) 

1 kbps, D = 50 Hz/sec, C -136 dBm
 
Single sample 

1 sec (1000 samples) 

5 sec (5000 samples) 

10 sec (10,000 samples) 

Assumes regulated power to front end
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-

-

-

-

-

-

-

-

Receiver Capability
 
±0,7 dB
 
±0.1 dB*
 
1,2,4,8,16,32,64 sec
 
±0.04 dB
 
±4.3 x 10-3 dB
 
±4.3 x 10-4 dB
 
±3 dB
 
±0.41 dB
 
±0.056 dB
 
±0.114 Hz (24-bit command)
 
1,2,4,8,16 sec
 
±3.78 Hz
 
±0.378 Hz
 
±0.169 Hz
 
±0.119 Hz
 
±7.53 Hz
 
±0.24 Hz
 
±0.11 Hz
 
±0.076 Hz
 
ispossible and filtered doppler estimates can be made with uncertainties below
 
0.25 Hz. For measuring incoming signal strength, assuming accurate power regulation
 
isprovided for the front end RF/IF circuitry, the fixed gain front end (no AGC ampli­
fication) allows extremely accurate relative gain measurements. By averaging for
 
periods up to 60 seconds, the estimates of signal strength can be made with relative
 
uncertainties below 0.1 dB.
 
The accuracies of both the frequency and time estimates are felt to be difficult
 
or impossible to achieve using conventional analog receiver techniques.
 
1.2 	 RECEIVER CHARACTERISTICS
 
The hybrid receiver has been designed to meet severe environmental and physi­
cal requirements. The tightest environmental restrictions placed on the system
 
are inthe areas of power dissipation, reliability, and radiation hardness. The
 
hybrid receiver consumes a total of 12 watts of regulated power for a single unit,
 
including all the RF-IF equipment, the A/D conversion, frequency generation, and
 
digital signal processing. This unit isestimated to have a reliability over the
 
8 year lifetime of the mission of 0.941. Since the specification requires reliabil­
ity greater than 0.98, two units are called for, one in a stand-by powered down
 
mode. Inthis configuration, a 0.997 reliability isachieved and no single point
 
failure exists.
 
The outer planet mission profiles indicate a probable radiation dose of up to
 
200K rad(Si). At these levels, severe performance degradations can occur inboth
 
digital and analog circuits. For this reason, the hybrid receiver was designed using
 
only parts which are inherently radiation resistant, thereby eliminating the need for
 
radiation shielding. The amplifier chain inthe analog portions of the radio iscon­
structed using parts which have been previously used on radiation resistant military
 
spacecraft programs or have been radiation tested. Inaddition, only fixed gain ampli­
fiers have been chosen, thereby eliminating any AGC circuits as sources of degrada­
tions. The sample and hold circuits are designed using J-FET's and radiation-hard
 
operational amplifiers, The analog-to-digital converter is a monolithic device devel­
oped for the Air Force for radiation hardened applications. Frequency generation for
 
receiver tuning isdone inthe digital domain, thereby eliminating any VCO problems.
 
The entire digital processor isdesigned using only bipolar technology. Tradeoff
 
studies dictated the use of bipolar instead of the slightly lower powered C-MOS family
 
because the performance of C-MOS has been shown to degrade in a high radiation environ­
ment and C-MOS cannot meet the processing speed requirements.
 
. Figure 1-1 illustrates the environmental and physical characteristics of the
 
hybrid receiver, the packaging concept for the flight hardware, and the fundamental
 
performance'capabilities of the design.
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1.3 RECEIVER DESCRIPTION
 
The hybrid receiver combines the positive attributes of analog and digital signal
 
processing to achieve a design with maximum flexibility and minimum complexity. The
 
design is based to a large extent on existing analog and digital subassemblies and cir­
cuits in order to minimize development cost and risk. The receiver incorporates sev­
eral unique features which result in significant simplification and/or performance
 
advantages relative to conventional analog receiver design. These features are:
 
a 	Fixed RF/IF gain - No AGC
 
a 	Digital frequency generation - No VCO
 
* 	IF sampling - No I-Q balance problems
 
* 	Sequential detection for rapid acquisition
 
a 	Digital signal processing for improved performance and flexibility.
 
These features are based on proven design principles and make maximum use of previously
 
developed hardware to minimize development cost and risk. In arriving at the final
 
design of hybrid receiver, the criteria used for making design selections were:
 
* 	Satisfying the stated performance specifications
 
@ 	Minimizing the design complexity to reduce size, weight, and power,
 
and to increase reliability,
 
* 	Maximize the flexibility of the design to accommodate varying mis­
sion requirements
 
* 	Utilize existing-designs where feasible.
 
A functional diagram of the hybrid receiver is shown in Figure 1-2.
 
The design utilizes a triple conversion front end, the third step being an I-Q
 
digital downconversion within the sample-and-hold and A/D converter. The received
 
I GHz signal is first bandpass filtered to a 20 MHz bandwidth in a stripline filter,
 
amplified in a two-stage preamplifier module, and amplified again in another two­
stage amplifier. The filter bandwidth accommodates any input frequency in the 1000
 
±10 MHz range without redesign, as required. The noise figure for this fr6nt end is
 
3.2 dB and the amplifiers provide'a self-limiting feature to protect against large
 
input signals (up to -10 dBm). The design is an adaptation of a TRW L-band receiver
 
used on a military satellite program.
 
The L-band signal is downconverted to a first IF of 31 MHz, where the signal is
 
amplified again and bandpass filtered. The crystal filter at 31 MHz is a 4-pole
 
amplitude equalized filter having a 3 dB bandwidth of 210 kHz, which accommodates the
 
maximum frequency uncertainty of ±75 kHz due to doppler and any offsets due to oscil­
lator drift. The design of this IF strip is taken directly from the TRW work for the
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Space Shuttle S-band communications program. The LO source for the 1st downconversion
 
isobtained by selecting (via crystal filter) the desired mixing signal from a comb of
 
frequencies spaced at 1 MHz intervals, thereby providing 20 separate channels inthe
 
interval from 991 to 1011 MHz. Thecomb of frequencies isgenerated by multiplying
 
the 19.2 MHz reference to 192 MHz, and mixing with a comb of frequencies spaced at
 
200 kHz which inturn are also generated from the 19.2 MHz source. The resulting
 
192 MHz comb isfiltered to acquire the desired spectral line, and multiplied times 5
 
to get to 960 MHz. Since all mixing operations are coherent with the 19.2 MHz preci­
sion reference, the resulting LO reflects the stability of the 19.2 MHz reference.
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Assuming a space qualified TCXO, the stability of this LO is5 x 10 per year (long
 
term) and 1 x 10-9 per second (short term). The short term variance at 1 GHz is
 
1 Hz/sec rms, which issufficient to allow radio science frequency estimation for
 
averaging times between 1 and 60 seconds.
 
A second downconversion accomplishes the tuning of the receiver across the
 
160 kHz doppler range, and yields a second IFsignal at 480 kHz. This signal isfil­
tered to a bandwidth of 5 kHz, amplified, and applied to the sample and hold circuit
 
for digitizing. The frequency source for the second downconversion results from mix­
ing a 32 MHz reference (19.2 MHz x 5 3)with a tuning signal which isgenerated digi­
tally in a numerically controlled oscillator (NCO). The NCO operates by incrementing
 
a phase accumulator 3.84 x 106 times per second with an incremental phase generated by
 
the digital processor. This incremental phase is a 24-bit binary word which consti­
tutes the frequency tune command, and has a resolution of 1/4 Hz across the range
 
from 440 to 600 kHz. The resulting phase ramp ismapped to an amplitude, converted
 
to an analog voltage, and filtered to produce the offset tuning source.
 
The advantage of using a digital NCO for tuning lies inits inherent stability and
 
simplicity. A conventional tunable VCO with a digital-to-analog interface to convert
 
frequency commands to control voltages isreplaced by a simple synthesizer with a
 
direct digital interface to the processor. The result isa clean high reliability
 
digital-to-frequency interface design which eliminates the necessity for the high
 
resolution (19 bits for 0.25 Hz resolution) D/A converter needed to attain the speci­
fied tuning accuracy with a VCO. A D/A converter isused inthe synthesizer, but it
 
requires only 8 bits of resolution. Inaddition, the long term frequency-accuracy
 
reflects that of the 3.84 MHz clock. Since both the 32 MHz reference and the 3.84 MHz
 
clock are derived from the 19.2 MHz oscillator, the overall receiver stability is
 
locked to the precision reference.
 
The 480 kHz signal issampled-directly at the second IFby a sample and hold cir­
cuit and the samples are quantized to 8 bits inthe A/D converter. The sample and
 
hold has an aperture time of 100 psec, which introduces negligible degradation to
 
the sampling process due to sampling time jitter. The 8-bit A/D converter is a mono­
lithic chip of the successive approximation type which isradiation hardened and
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designed for a maximum clock rate of 13 MHz. The A/D converter is a lower power
 
version of a design developed for the Air Force Avionics Laboratory (AFAL).
 
The input signal to the sample and hold circuit is 5 kHz wide. Calculations
 
show that in this bandwidth the total signal plus noise power varies 17.8 dB as the
 
signal goes from -146 to -116 dBm. By selecting the nominal loading point of the A/D
 
converter to be -4 dB (ratio of rms signal power to A/D input clipping level), the
 
digitizing process introduces quantization noise which is at least 20 dB below the thermal
 
noise over the entire 30 dB variation in signal power. In addition, with signal absent
 
the noise alone loads the A/D to level 8 which allows sufficient quantization to accu­
rately perform the coarse acquisition sequential detection algorithm. Thus the entire
 
receiver front end can be operated with fixed gain, eliminating the need for AGC.
 
In addition to digitizing the signal, the sampling process accomplishes the final
 
downconversion to baseband, and separates the signal into inphase and quadrature chan­
nels. This is accomplished by taking successive pairs of samples spaced by an odd
 
number of quarter cycles at the frequency being converted to baseband. For truly
 
narrowband signals of bandwidth less than the sampling rate, this process yeilds alter­
nating inphase and quadrature samples from the A/D converter. The advantage of this
 
approach lies in its simplicity. The complex and costly quadrature hybrids, mixers,
 
amplifiers, filters, and redundant A/D converters classically used in an analog imple­
mentation of the interface with the digital processor are all replaced by a simple
 
direct digital interface. The result is a simple, high reliability analog/digital
 
interface design which eliminates the alignment and balancing procedures normally
 
associated with analog I/Q circuitry.
 
The quantized baseband I-Q samples are transferred to a high speed digital signal
 
processor (DSP) for acquisition and tracking as well as demodulation and symbol syn­
chronization. Itwas determined that the coarse frequency acquisition requirement
 
was the determining factor in the design of the DSP. A modified sequential detection
 
algorithm was selected for the hybrid receiver because it does not require parallel
 
operations on multiple frequencies, and therefore eliminates the need for high speed
 
(and high power) FFT processing. This algorithm processes a single frequency hypothe­
sis at a time, sweeping across the region of uncertainty in search of the additional
 
energy represented by the signal over the thermal noise.
 
Once the presence of the signal within a given frequency hypothesis has been
 
detected, the processor enters a pull-in mode to establish coarse frequency and symbol
 
synchronization by performing high rate frequency discrimination and bit transition
 
detection. When coarse sync has been established, the processor begins tracking with
 
a decision directed second order frequency-lock loop and transition tracking loop. In
 
addition, the processor demodulates either differentially coherent PSK or continuous
 
phase FSK data. Section 1.4 discusses the operation of the processing algorithms in
 
greater detail.
 
1-9
 
The digital signal processor isa simplification of a high speed microprocessor
 
developed for the Joint Tactical Information Distribution System (JTIDS) program. The
 
JTIDS microprocessor was chosen as the basis for the DSP because it is a proven paral­
lel design with low power and sufficient speed to allow execution of the signal process­
ing algorithms with the desired computational margin. The DSP consists of a central
 
processor containing an arithmetic logic unit, a monolithic hardware multiplier, random
 
access memory for computational storage, and permanent read only memory for parameters
 
and constants. In addition, the processor contains control memory for program storage,
 
control circuitry for execution and program control, and address distribution logic for
 
data movement and control transfer (branching). Figure 1-3 shows a functional diagram
 
of the microprocessor. The basic architecture of the DSP utilizes simultaneous 8-bit
 
PROGRAM ]JPROGR6M FIQM 
COUNTER J CNRODR 
CONSTANTS 
STATUS ff 
DATARABU 
TUNE RADO 'TMEI MULTIPLY 
EOT88
 
AID 
ARITHMETIC BUSFREQJM ODE'-
Figure 1-3. 	 Digital Signal Processor
 
Functional Diagram
 
parallel processing in the arithmetic unit and multiplier. The processor is config­
ured to perform multiple precision arithmetic as needed for the signal processing
 
algorithms. Most of the processing requires 16-bit precision, since the bulk of the
 
algorithms call for multiplication of the 8-bit input samples with 8-bit constants as
 
the initial step, yielding a 16-bit product. The advantage to building the processor
 
as an 8-bit machine is in complexity and power. The total count for the DSP is 54
 
parts and the total power is just under 6.5 watts. Using the low power Schottky logic
 
family in an 8-bit configuration takes advantage of a favorable speed-power product
 
while trading higher speed for reduced parts count. The resulting design is well
 
matched to the processing requirements of the hybrid receiver, using just under 50%
 
of the processing speed for the worst case acquisition algorithms, and roughly 60%
 
of the available program memory. Table 1-3 presents a summary of the processor
 
utilization in both speed and memory as a function of the various algorithms.
 
1-10
 
Table 1-3. Processor Utilization
 
Execution Rate Program Size
 
Function Instruct/sec % Instruct %
 
Coarse Acquisition 640k 32 80 15
 
Fine Acquisition 800k 40 55 10
 
Tracking/Demod. 200k 10 120 25
 
Overhead 200k 10 50 10
 
Maximum*/Total 1000k 50 305 60
 
*4 
Fine acquisition plus overhead represents maximum load
 
The digital signal processor provides for inputs from the A/D converter and an
 
external 8-bit parallel entry port for mode control and frequency estimate inputs.
 
Three 8-bit output ports are also available. The first port transfers the 24-bit fre­
quency command to the NCO in three bytes. The second port is for demodulated data
 
output. The third provides a programmable port for frequency estimates, signal power
 
estimates, and receiver status. Figure 1-3 shows the digital signal processor inter­
faces as well as the functional diagram.
 
Table 1-4 is a summary of the design derivations for each of the major components
 
of the hybrid receiver.
 
Table 1-4. Hybrid Receiver Component Derivation
 
Component 	 Program Derivation
 
1 GHz front end 	 Modification of an L-band receiver
 
from military spacecraft program
 
31 MHz 1st IF 	 Direct application from Space
 
Shuttle and L-band receiver
 
Frequency generator 	 Modification of FLTSATCOM
 
frequency generator
 
19.2 MHz TCXO 	 Space qualified from FEI
 
A/D converter 	 Existing radiation hardened unit
 
developed for AFAL
 
Numerically controlled oscillator 	 Existing design developed for a
 
wideband frequency hopper
 
Digital signal processor 	 Simplification of the JTIDS
 
microprocessor
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1.4 RECEIVER OPERATION
 
The hybrid receiver has three modes of operation:
 
* Coarse frequency acquisition
 
* Coarse frequency tracking and bit timing (fine acquisition)
 
a -Demodulation and decision directed tracking.
 
The signal acquisition sequence begins in the coarse frequency search algorithm.
 
In this first processing stage, the +80 kHz frequency uncertainty is reduced to within
 
the pull-in capability of the frequency-lock loop. This is accomplished by means of
 
a sequential detection algorithm as shown in Figure 1-4. The basic idea of sequential
 
detection is to step the receiver across the frequency uncertainty region until the
 
signal is detected. Energy detection is used with post detection integration to
 
improve the signal-to-noise ratio. The receiver tunes to a frequency hypothesis and
 
integrates the incoming energy. If the accumulated energy rate falls below a pre
 
determined threshold, the signal is assumed not to be at that frequency and the
 
receiver is stepped to the next hypothesis. If the energy remains above the threshold
 
for a preselected dwell time, a signal detection is declared and the coarse frequency
 
tracking connenses. If the full 160 kHz range is swept and no signal has been
 
detected, the NCO is reset back to the starting frequency and the process repeated.
 
The threshold, integrating filter bandwidth (selected to be 1000 Hz), and filter dwell
 
time were chosen to minimize acquisition time.
 
[DIGITAL SIGNAL PROCESSOR (DSP) 1 
ENERGY ACCUM- I 
IF ,I r' I IIN ING I DETECTOR ULATOR' TGNAL)IF 0 BPF A/D LL.OAS1,02 ,T 
1Y 500 H. (NO SIGNAL) 
L----------
Figure 1-4. Coarse Frequency Acquisition
 
After the presence of a signal has been detected, the coarse frequency tracking
 
and bit timing algorithms are executed to bring the receiver into lock in preparation
 
for data demodulation. The coarse frequency tracking algorithm, shown in Figure 1-5,
 
resolves the carrier frequency of the signal to less than 10% of the data rate. This
 
is accomplished by a digital frequency discriminator followed by a second order low­
pass filter. The average discriminator signal output is proportional to the
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DIGITAL SIGNAL PROCESSOR -II 
SCK P BITTMNG 
SWITH DETECOR t POSITION 
LARGEST(DPSK) (CPFSK) 
IF INTEGRATING FREQUENCYPF* AID LOWPASS DISCRIMINATORI 
FILTERAC 8NC IRORD 
TUNING COMMAND FLL FILTER 
L----------------------iJ 
Figure 1-5. Coarse Frequency Tracking and Coarse Bit Timing
 
frequency of the input signal. For DPSK signals, the discriminator regenerates the
 
suppressed carrier, for continuous phase FSK signals, the discriminator output
 
corresponds to one of the two signal frequencies which are evenly spaced on either
 
side of the carrier. By lowpass filtering the discriminator output, an estimate of
 
the suppressed carrier frequency is obtained. A second order filter is used to track
 
the signal with the doppler rate without introducing a frequency bias into the estimate.
 
This loop filter output is then used to generate a frequency command to the NCO. As
 
the estimate of the carrier frequency improves, the discriminator output goes to
 
zero. The pull-in range of the frequency-lock loop is determined by the rate at which
 
the frequency discrimination is performed. In the coarse frequency tracking pro­
cessing, the discriminator is operated at a rate of 8 kHz corresponding to a pull-in
 
range of ±4 kHz. This allows the receiver to lock onto the main signal lobe even if
 
the coarse acquisition algorithm happens to detect a signal sidelobe rather than the
 
true carrier.
 
,The second stage processing also includes a coarse bit timing estimator which
 
resolves timing to within 1/16th of the bit duration (see Figure 1-5). This is
 
accomplished by searching for phase transitions, in the case of DPSK, or frequency
 
transitions, for CPFSK, which occur every TB seconds (TB is the data bit duration).
 
A bank of eight integrators, spaced TB/8 seconds apart is used to average the
 
transition detector output sampled at the data rate. At the end of fine frequency
 
acquisition, the summer with the largest signal is taken to correspond to the first
 
sample in the data bit thereby establishing time to within 1/16 of a bit. For
 
DPSK data the phase transition detector takes its inputs directly from the pre­
detection lowpass filter. For CPFSK data, the frequency transition detector derives
 
its output signal from the discriminator.
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Once frequency and coarse bit timing have been acquired, demodulation and
 
decision directed tracking begins. The DPSK demodulation algorithm is shown in
 
Figure 1-6. An integrating filter is used to filter the input down to the data band­
width in order to maximize the predetection signal-to-noise ratio. This lowpass
 
output is used as an input to a differential phase detector for data demodulation, an
 
input tq a data transition tracking loop (DTTL) for bit timing, and as an input to
 
a frequency discriminator for frequency tracking. DPSK demodulation is accomplished
 
by passing the output of the differential phase detector through a simple threshold
 
device. The resulting demodulated data is then used to gate the bit synchronizer
 
on at bit transitions when there is timing information, and off when there is no
 
transition between consecutive data symbols. The demodulated data is also fed back
 
to resolve the ambiguity in the sign of the discriminator output error signal. The
 
CPFSK demodulation algorithm shovai in Figure 1-7 is similar to the DPSK algorithm.
 
The major difference is that the-demodulated data is obtained by performing post
 
detection integration on the output of the frequency disciminator. Since the frequency­
lock loop tracks the carrier frequency, the integrator accumulates a positive frequency
 
offset signal if the upper signal frequency is transmitted, and a negative offset
 
signal for the lower signal frequency. Data can therefore be detected with a sign
 
detector, as before. A detailed description of the acquisition, demodulation, and
 
tracking algorithms is presented in section 3, and a summary of the acquisition and
 
tracking performance is presented in Table I-5.
 
-WG IAL SIGNAL PRCESSOR 
TIMING DTTL BIT 
G' .SYNCH RONIZER 
FBPF A/D INTEGRTE AND IFDF]UMPITE° L THSHOLDDTR­ -DT 
Figure 1-6H Demodulation of DPSK Data 
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Table 1-5. Acquisition and Tracking Performance
 
Operating Mode Performance
 
Coarse frequency acquisition
 
Probability of acquisition 0.995
 
-4
 
Probability of false alarm <10
 
Acquisition time 45 sec 
Coarse.frequency and bit sync
 
tracking
 
Acquisition time (to 10% of
 
data rate) 2 sec
 
RMS frequency jitter <10% of data rate
 
Bit timing 1/16th of bit
 
Demodulation and tracking
 
Bit error performance < 0.5 dB from theory 
RMS frequency jitter <4.5 Hz at low C/No 
RMS frequency jitter 0.2 Hz at high C/N0
 
RMS timing jitter <1% of bit 
OIGITAL SIGNAL PROCESSOR 
LINTRATE THRESHOLD DATAIF 
-- BPF AD -FILTER DISCRIMINATOR AD D DVCE 
L - - - - - - - - --
Figure 1-7. Demodulation of CPFSK Data
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2. RECEIVER DESCRIPTION
 
This section presents detailed descriptions of the major subassemblies which cam­
prise the hybrid receiver. These subassemblies are the analog processor, A/D converter
 
and its associated sample and hold, and the digital processor.
 
2.1 	 ANALOG PROCESSOR
 
2.1.1 	 RF/IF Subsystem
 
A simplified block diagram of the RF/IF and tuning portions of the hybrid
 
receiver are shown in Figure 2-1. A substantial amount of the hardware used in this
 
design is already proven and space-qualified, Some modifications to this hardware
 
have been suggested to better match the receiver's operating frequency, tuning, and
 
dynamic range requirements. Table 2-1 presents the key features of the RF/IF
 
subsystem.
 
Table 2-1. RF/IF Subsystem Features
 
Operating frequencies 991, 992, 993, ..., 010, 1011 MHz
 
Noise figure 3.2 dB max
 
Gain 121 dB ±1 (±0.5 dB with temperature compensation)
 
IF bandwidths
 
First IF 210 kHz centered at 31 MHz
 
Second IF 5 kHz centered at 480 kilz
 
Transmitter protection 20 MHz wide preselector centered at I GHz
 
Overload protection Up to -10 dEm with no damage
 
991 - 1011 MHz 31 MHz 480 kHz
 
IMHz STEPS
 
AMP AMP AMP AMP 
ESSOR
&PR 

9W 20 MHz 'BW = W = 5 kHz
 
BP- 31,48 MHz ± 80 kHz
 
(960 +N) MHz
 
' TUNE 
F 'N DIGITAL DIRECT COMMAND32M-	 SNHSZ , ' 

-5
 
Figure 2-1. Hybrid Receiver Simplified Block Diagram
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The I GHz input signal is filtered, amplified, and downconverted to the 31 MHz
 
first IF frequency. The receiver's operating frequency can be set to any of the pro­
posed mission frequencies 991 to 1011 MHz inI MHz steps by choosing the appropriate
 
local oscillator frequency from the frequency generator. Inthe first IF,the input
 
passband is filtered to a 210 kHz bandwidth and further amplified. A variable fre­
quency second local oscillator then performs another downconversion to the final
 
480 kHz, second IFfrequency where a 5 kHz filter establishes the final bandwidth.
 
The signal is further amplified, then A/D converted and demodulated in the digital
 
processor. Receiver fine tuning is also performed under the control of the digital
 
processor.
 
The detailed front end block diagram is presented in Figure 2-2. Detailed noise
 
figure calculations presented in Figure 2-3 show that the front end achieves a worst
 
case noise figure of 3.2 dB, This excellent noise figure is primarily due to the pre­
amplifier stages which provide sufficient low noise gain (20 dB) to make the noise
 
contribution from the remainder of the front end negligible (0,03 dB).
 
991 + 
(Nxl) MHz L-BAND PREAMP 31 MHz IF 480 kHz IF 
Figure 2-.. H r R-e__c r TO DIGITALBPFB . 4BSAMPLEl' "ZUBBO2PROCESSOR
960 N1 Hz 21 z" $20 =5z kHz (VRAL 
200 ~~~ .4 2 ~6 k~z 
192 ~ ~z,3.4~ ~ 1.MM zNxO ~ 
FITER22 HyrdRci FITRon n
 
NK20 ~z 20k~z+8 k~ (ARIBL 
RECEIVERINP P 
DEVICE WAVEGUIDE 2-STAGE 2-STAGE MIXER MC1590 
FILTER HP35866E HP-35826E 
OPT 100 
GAIN -0.3 dB 20 dB 20 dB -; dB 32 dB 
UNIT NOISE
 
FIGUJ RE -

TYPICAL 0.3 dB 2.5 dB 2.7 dB 7dB 5 dB 
WORSE CASE 0.35 dB 2.8 dB 3.7 dB 7dB 5 dB 
SYSTEM NOISE
 
FIGURE -

TYPICAL 2.83 dB 2.53 dB 303 d8 12 dB 
WORSE CASE 3.18 dB 2.83 dB 3.97 dB 12 dB 
Figure 2-3. Noise Figure Calculation
 
The input bandpass filter has been placed in a somewhat unusual position between
 
the antenna input and the first preamplifier stage. This placement carries with ita
 
direct noise figure penalty of 0.3 dB maximum but protects the preamplifier against
 
high level signals from the S and X-band transmitters commonly employed on deep space
 
missions.
 
The first local oscillator is derived from the receiver reference oscillator
 
through a series of frequency multipliers (X5, X2, X5). The reference oscillator is
 
a space qualified 19.2 MHz TCXO. The multiplier circuits are derivatives of those
 
used in the FLTSATCOM frequency generator. The frequency offsets which permit 1 MHz
 
receive frequency spacings at 1 GHz are created by mixing harmonies of 200 kHz with
 
the 192.0 MHz (= 19.2 (X2) (X5)) signal prior to the final X5 multiplier stage, A
 
crystal filter then extracts the desired mixer output frequency (192 MHz +
 
(N x 200 kHz)). The 200 kHz signal is produced by digitally dividing the 19.2 MHz
 
receiver reference by 96. Additional digital logic circuits then produce the required
 
harmonic spectrum.
 
The first real filtering takes place in the first IF, The bandwidth of the IF
 
filter must be wide enough to pass the modulated signal plus any doppler uncertainty
 
plus any frequency uncertainty due to oscillator drift, Therefore, itmust be at least
 
160 kHz wide, This filter is the major source of amplitude ripple with changes in
 
input frequency. The noise estimation process which supports the signal acquisition
 
algorithm requires that this ripple be limited to ±0,1 dB. Hence, an amplitude equal­
ized version of the 210 kHz IF filter currently used on the Space Shuttle program was
 
selected as the filter in the first IF. The 31 MHz IF amplifiers are direct adapta­
tions of Space Shuttle/military L-band receiver IF amplifiers.
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Conversion to the second IF is achieved by mixing the 31 MHz IF with a variable
 
second local oscillator signal which tunes from 31.40 to 31.56 MHz in steps of
 
0.2288 Hz. This local oscillator is created by mixing a fixed 32 MHz signal with the
 
variable output of a numerically controlled oscillator (NCO) and extracting the dif­
ference frequency with a crystal filter. The 32 MHz signal is obtained by taking
 
96 MHz (19.2 MHz x 5) from the first LO multiplier chain and digitally dividing by 3.
 
Operation of the NCO is discussed in a subsequent section.
 
A 5 kHz crystal filter bandlimits the signal prior to the final amplification
 
required to properly drive the A/D converter. The 5 kHz bandwidth was selected pri­
marily to establish a noise bandwidth which sufficiently loads the A/D under noise­
only conditions to permit accurate estimates of noise power density. This bandwidth
 
also reduces by some 13 dB the dynamic range seen by the A/D in going from no signal
 
to maximum operating signal level. The amplifiers used in the second IF are modifi­
cations of the same Space Shuttle/military L-band receiver amplifiers used in the
 
first IF.
 
Table 2-2 shows the derivation of the major elements from programs such as
 
FLTSATCOM and the Space Shuttle. The estimated power consumption of the RF/IF sub­
system is 1.52 watts. Table 2-3 presents the basis for this estimate.
 
2.1.2 Numerically Controlled Oscillator
 
The detailed tuning of the receiver under direct control of the digital processor
 
is accomplished through the use of an NCO. This oscillator uses a synthesis technique
 
which is known as digital phase accumulation. It involves four basic operations:
 
e Computation of the current signal phase
 
* Mapping of the phase into an amplitude value
 
@ Digital to analog conversion
 
* Bandlimiting of the output.
 
Figure 2-4 presents a functional block diagram of the synthesis technique. A detailed
 
-block diagram of the receiver's NCO is presented in Figure 2-5.
 
A digital representation of phase (modulo 2w) is generated in the accumulator.
 
The inputs to this accumulator are the current phase and the NCO command word. The
 
NCO command word indicates the phase change per clock period and hence defines the NCO
 
frequency, according to the relationship
 
Kfc
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Table 2-2. Receiver RF Component Derivation
 
Unit 	 Source
 
Receiver input bandpass filter 	 Wavecom standard line filter
 
I GHz preamplifier 	 Modification of an L-band receiver amplifier
 
from a military spacecraft program. Substitu­
tion of HP35866E OPT 100 transistor for
 
HP35821E transistor
 
1 GHz amplifier 	 Modification of same L-band receiver amplifier.
 
Substitution of HP35826E for HP35822E
 
transistor
 
X5 and X2 multipliers 	 Derived from FLTSATCOM frequency generator
 
31 MHz amplifier Direct adaptation from the L-band receiver and
 
Space Shuttle IF amplifier
 
31 MHz BPF Amplitude equalized filter similar to one used
 
on Shuttle
 
480 kHz amplifier Modification of 31 MHz amplifier
 
480 kHz BPF Conventional crystal filter
 
19.2 MHz TCXO 	 Off-the-shelf FEI part, FE13-TO2F
 
31.48 MHz BPF Modification of Shuttle 31 MHz filter
 
192 MHz ± ABPF Monolithic crystal filter
 
1st mixer From S-band Shuttle (Anzac)
 
Other mixers 	 Used on Shuttle (WJ) M9BC
 
FREQUENCY INPUT K GENERATION PLITUDE A To 
CONTROL REGISTER ACUUATR MPPING ANALG 
ACCUMULATOR SIZ 
CLOCKRATE F 1 	 SIGNALX) f fo(k 
Figure 2-4. Digital Phase Accumulation
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Table 2-3. Bias Current Estimation 
VCC = 12V 
RF Amp - 20 dB: Two-stage HP35866 OPT 100 16 mA 
RF Amp - 20 dB? Two-stage HP35826 16 mA 
IF Amp - 30 dB: Single-stage MC1590 15 mA 
IF Amp - 30 dB: Single-stage MC1590 15 mA 
2nd IF Amp ­ 44 dB: Single-stage MC1590 
or MC1520 15 mA 
X5 Multiplier: Single-stage MS175JE 10 mA 
X2 Multiplier: Single-stage MS175JE 10 mA 
X5 Multiplier: Two-stage HP 21 10 mA 
Buffer Amp: Single-stage MC1590 10 mA 
TCXO 10 mA 
Total current 127 mA 
Total power 1.52 watts 
Total principal parts 10 
24, 
L 3.84 
MHz CLOCK 
BLATCH+ 
(3) LT8377 (3) 15377 52 L8 
300 W 300 mW 
PRECISIONMO OLIT)IICS 
DAC-OB 
33 roW 
Figure 2-5. NC0 Design 
2-6 
where
 
f = NCO frequency
 
K = NCO command word
 
= 3.84 MHz = 19.2 MHz/5
Yc = accumulator clock frequency 

L = accumulator length = 24 bits
 
The minimum frequency step size is given by 1 x 3.84 x 106/224 , 0.2288 Hz.
 
The sawtooth of phase generated by this accumulation process is mapped into an
 
8-bit triangular representation of amplitude by using the accumulator's MSB to invert
 
the lower order bits. This 8-bit amplitude word is converted to an analog signal by a
 
monolithic D/A converter. A bandpass filter then extracts the triangle wave's funda­
niental frequency. Figure 2-6 shows the relationship between the various waveforms.
 
2 T 
ACCUMULATOR 
PHASE
 
ACCUMULATOR 
Mse 
DIA INPUT 
WORD
 
FILTERED 
D!A OUTPUT 
Figure 2-6. NCO Waveforms
 
In many applications, a ROM is used to map phase directly into a sinusoid. A
 
power savings of 0135 watt is obtained in this instance, however, by mapping to a
 
triangle wave and then filtering.
 
The spectral purity of the NCO is degraded by such factors as phase truncation,
 
aliasing of harmonics, and imperfections in the D/A such as nonlinearity and glitches.
 
The triangle wave contains only odd harmonics whose amplitude falls off as 1/N2 where
 
N is the harmonic number. Since the NCO is a sampled data device, these harmonics
 
alias about the sample clock frequency and can appear as discrete spurious signals in
 
the band of desired output frequencies. The combination of sampling clock frequency
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and tuning range is such that the major discrete spurious output is an aliased 7th
 
harmonic some 33 dB below the desired NCO output. At this low spurious level, no
 
difficulties are foreseen. If required, however, discrete spurious signals can be
 
held to more than 50 dB below the desired NCO output by using a 256 x 8 ROM as the
 
phase-to-amplitude mapping element. An additional 450 mW of power would be required
 
for this approach.
 
With regard to short term stability, the-phase noise density other than line
 
spectra will be sum of the effects of logic jitter and the clock signal's noise spec­
tral tensity modified by 20 log (fout'clock) dB. Breadboard tests performed on a
 
similar synthesizer obtained the phase noise density curve presented in Figure 2-7.
 
w 
m 	 -95 
I -105 
-110 
-115 
- -120 
.125 
o! -130
 
z
 
-136C 
n -140 
-145 
10 100 1K 1OK 100K 
FREQUENCY FROM CARRIER (USB) IN 10 1-) 
Figure 2-7. 	 Phase Noise Test. Integrated Phase Noise:
 
-67 dB (0.03O RMS Phase Jitter)
 
2.2 A/D AND 	SAMPLE AND HOLD
 
The A/D converter and its associated sample and hold amplifier form the interface
 
between the RF front end and the digital processor. In addition to its normal function
 
of quantizing the analog signal, the A/D is used as a quadrature mixer converting the
 
480 kHz IF passband into inphase and quadrature (I/Q) baseband components. This is
 
accomplished by means of a sampling technique *which is explained in detail in Sec­
tion*2.2.1. Figures 2-8 and 2-9 are simplified block diagrams of the selected inter­
face configuration and a functionally equivalent, conventional implementation.
 
A modification of the existing TRW ADC-4, 8-bit A/D converter was selected for
 
use in this application. Its major features are:
 
* 	High reliability, monolithic construction (this A/D was designed
 
expressly for spacecraft application for AFAL)
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480kHz IF 
31 MHz IIQ SAMPLES 
IF INPUT BPF AD CONVERTER TO DIGITAL 
TUNABLE /QTIMING
OSCILLATOR GENERATOR 
Figure 2-8. 	 RF/A-to-D Interface
 
A/DCONVERTER OSAMPLES TO DIGITAL31 	 2-z
CONVERTER ISAMPLESIFINPUT LPAID 

OSCILLATOROR 
Figure 2-9. 	 RF/A-to-D Interface Functional
 
Equivalent
 
* 	 Low power consumption (a reduction from 800 mW to 200 mW can be
 
obtained by raising sheet resistivity during fabrication)
 
* 	Radiation hardness (>106 rad(Si)) without materially altering
 
performance.
 
The use of an 8-bit A/D simplifies the RF design as it eliminates the need for AGC.
 
By proper selection of the IF bandwidth and gain (which defines the A/D loading),
 
quantization 	noise can be made negligible (i.e., >20 dB below thermal noise) over the
 
specified range of input levels without resorting to AGC.
 
The major interconnections between the A/D, sample and hold amplifier, clock, and
 
data buffers, etc., are shown in Figure 2-10, The ADC-4 quantizes voltages in the 0
 
to -1.32 V range only.- Thus, to obtain symmetric operation, the input signal must be
 
superimposed upon an offset voltage of -0.66V. This is accomplished by the offset
 
circuit shown in the diagram which derives the bias voltage from a precision reference
 
within the ADC-4. A detailed schematic diagram of the A/D interface is shown in
 
Figure 2-11.
 
CIRCUIT 
ANALOG - SAMPLE AND D-JT8BT 
INPUT HOLD CKT VBUFFER TL OUTPUT 
CLOCK BUFFER BUFFER 
CONVERSION 
CLOCK
 
Figure 2-10. Interface Block Diagram
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Figure 2-11. A/D and Support Circuitry
 
2.2.1 I/Q Downconversion by IF Sampling
 
I/Q sampling of an IF signal can be achieved by a single A/D converter if major
 
conditions are met, namely:
 
@ 	The IF process must be truly narrowband (i.e., BW <<fif)
 
* 	The time interval between successive samples (i.e,, I and Q) must
 
correspond exactly to an odd number of quarter cycles at the fre­
quency (e.g., fif) which is to be translated to zero frequency (i.e.,

baseband)
 
* 	The I/Q sampling rate (as defined by the interval between successive
 
I samples) is an integer submultiple of fif and is consistent with
 
the bandwidth of the process being converted (i.e., the Nyquist cri­
terion is satisfied)
 
The mathematical basis for this form of sampling is as follows. Let Z(t) be the
 
sampled waveform which can be expressed as
 
z(t) = x(t) s(t)
 
where x(t) = the input bandpass waveform and s(t) = the sampling waveform. The sam­
pling waveform consists of groups of two unit impulses in which the second impulse is
 
delayed from the first by an odd number of quarter cycles at the frequency to be
 
translated to zero frequency. The groups of impulses are repeated at time intervals
 
Ts (= 1/fs). Thus s(t) may be written as
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m T) + 6(t - m T 4fifs(t) = (t ­
where
 
fif = center frequency of bandpass waveform
 
Ts = 1/fs = reciprocal of the I/Q sample.rate
 
k = an odd integer
 
Since s(t) isperiodic, itcan be written as a Fourier series
 
j2rnfs t 
s(t) = sn e 
Solving for sn we get
 
Ts/2 -j2nf t 
Sn = LT5 fT/2 s(t) e s dts s/  
+i 1 -j2 n k fs/4fifSn 
 Ts+ 
Ts
 
Therefore
 
(t)= f-eJ2rn fs t -j2 n k fs/4fif j2nn f t] 
n=-
The Fourier transform of Z(t) isthen given by
 
W r 
-JT n k f /2f 
Z(S) = s X( - 27 nfs) + e s if X(w - 27nf5)] 
where
 
X(w)= Fourier transform of X(t)
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For a properly chosen value of fs(= fifIn where n is any positive integer), a
 
portion of X(w) is translated to baseband. In addition, under this condition (i.e.,
 
fif = fs/n)
 
-jirnkfs/2fif -k7/2
 
e s f=e
 
Remembering that k was required to be an odd integer, we see that the portion of X(W)
 
which was translated to baseband consists of two parts, one being a ±900 shifted
 
version of the other. Thus, a quadrature downconversion has been achieved by taking
 
sample pairs at an appropriate spacing and pair rate.
 
In order to simplify generation of the timing signals necessary to achieve the
 
sampling relationships defined above, the receiver's second IF frequency and the I/Q
 
pair sample rate (i.e., fs) are expressed as integer submultiples of the receiver ref­
erence source frequency (19.2 MHz). That is
 
~f
 
fif =480 kHz- f-re
 
ffe if=4_fi
 
=
fs = 32 kHz fref-- if 
600 TW15 
Hence, exactly 15 cycles at the IF center frequency occur between successive I samples
 
Cand similarly between successive Q samples). A 32 kHz sampling rate is maintained at
 
the A/D converter although the digital processor will operate at an 8 kHz rate by only
 
using every fourth I/Q pair. This effectively allows the digital processor to jog its
 
sample timing by 1/4 of a sample period for fine resolution bit timing.
 
In addition to a pulse to tell it when to sample the input process, the ADC-4
 
also requires a conversion clock which consists of at least 9 clock pulses between
 
sample pulses. (Clock pulses in excess of"9 are ignored.)
 
The timing generation scheme shown in Figure 2-12 satisfies all requirements
 
imposed by the sampling technique and the needs of the ADC-4. The conversion clock
 
(768 kHz) is obtained by dividing the receiver reference frequency by 25 (= f ref/25)
 
and is fed directly to the ADC-4. The conversion clock also feeds a variable modulus
 
divider which generates sampling pulses in the required time relationship by alternately
 
dividing by 10 and then by 14.
 
Figure 2-13 demonstrates that all the necessary timing relationships are achieved
 
by the use of the 768 kHz clock and variable modulus divider. The Q sample is taken
 
precisely 6-1/4 cycles after the I sample and the succeeding I sample is taken 8-3/4
 
after the last Q. Ten conversion clock counts occur between I and Q sample while 14
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Figure 2-12. 	 I/Q Sampling Generation
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Figure 2-13. 	Hybrid Receiver I/Q
 
Sampling Scheme
 
occur between Q and I samples. This meets the ADC's minimum of nine requirements and
 
establishes an I/Q sample rate of 32 kHz as desired. Figure 2-14 presents the details
 
of the variable modulus divider.
 
2.2.2 A/D Loading and Dynamic Range
 
The process of quantizing an analog signal produces distortion or quantization
 
noise which is readily treated as additive noise. If the quantization noise is allowed
 
to be of the same order as the thermal noise generated in the RF front end circuits
 
(assuming external noise is negligible), the effective carrier-to-noise ratio (C/No)
 
is reduced. Thus, in order to achieve maximum receiver sensitivity, the parameters
 
associated with the RF front end/A/D interface must be selected so as to place quan­
tization noise well below the other noise sources.
 
The major factors which influence system C/N0 are the front end gain, noise fig­
ure, and pre-A/D bandwidth, and the A/D's quantum step size, number of bits, and input
 
impedance.
 
It was desired to operate the A/D converter such that the noise introduced by
 
quantization would be at least 20 dB below the minimum thermal noise. In addition, it
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Figure 2-14. Variable Modulus Divider
 
was necessary that the minimum rms thermal noise power at the input to the A/D repre­
sent a sufficiently large number of bits to permit accurate derivation of the bias
 
value required for the sequential detection process.
 
The relationship for determining quantization noise power density is given by
 
6[( 2N-1 1)Q
Nf 1 Q (2.1) 
R NPRR(S) 2 G 
where 
NQ = quantization noise power.density (W/Hz) 
6 = loading factor = Prms/Ppeak = average signal power/A/D peak-clip­
ping power level
 
N = number of bits in A/D output word
 
Q = quantization step size (V)
 
R = A/D input resistance (ohms)
 
NPRR(6) = noise power ratio (NPR) as a function of 6 in bandwidth f5/2
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________ 
__ 
fs = A/D sample rate (Hz)
 
G = RF front end gain
 
Noise power ratio represents the signal-to-quantization noise ratio which isa
 
function of the probability distribution function of the input signal and 6, the load­
ing factor. Figure 2-15 presents curves of NPR(6) plotted against 6. At low values of
 
6, NPR decreases because the A/D is underloaded. That is,the full dynamic range of
 
the A/D is not being used while the quantization noise level remains constant. At.
 
high values of 6, NPR also decreases because the signal is clipped, resulting in sig­
nificant signal distortion. As expected, NPR increases as the number of quantum
 
levels is increased because the quantum step size (and hence, quantization noise)
 
decreases. NPR curves are shown for two types of inputs, Gaussian noise and a CW
 
input. The differences at higher values are due to the differences in pdf which
 
determine at what loading clipping distortion becomes appreciable.
 
6 NPR FOR 
SINUSOIDAL SIGNALS
DESIGNIRANGE OF 
AID LOADING OVER ._INPUT DYNAMIC RANGE50 

n. 40 
30 
0
-30 -20 -10 
AID0 LOADING 6{ds) 
Figure 2-15. A/D Loading and NPR Performance
 
Through a tradeoff process, an IFbandwidth of 5 kHz and a front end gain of
 
121 dB were selected. The choice of 5 kHz issignificant as itmaterially reduces
 
the dynamic range which the AID converter will see as the signal level isvaried over
 
its specified range. Table 2-4 presents the calculations which show that the dynamic
 
range is compressed from 30 to 17.8 dB.
 
The nature of the process which the A/fl converter sees varies from essentially
 
Gaussian at low input levels to essentially sinusoidal at the high input levels. The
 
sinusoidal character at high SNR allows heavier AD loading (following the CW NPR
 
curve) and hence higher front end gain may be employed.
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Table 2-4. Dynamic Range Calculations
 
Noise power in 5 kHz IF bandwidth
 
Minimum Power Maximum Power 
-174.0 dBm/Hz -166.0 dBm/Hz 
3.2 dB NF 
37.0 dB-Hz (5 kHz) 37.0 dB-Hz (5 kHz) 
-133.8 dBm -129.0 dBm 
Minimum 	noise plus minimum signal
 
4.17 x 10-17 	W (-133.8 dBm) 
-
.25 x 10	 17 W (-146.0 dBm) 
4.42 x 10- 17 W= -133.55 dBm 
Maximum noise plus maximum signal 
1.26 x 10-16 	W (-129.0 dBm) 
2.51 	x 10-15 W (-116.0 dBm) 
-15 W2.64 x 10 = -115.78 dBm
 
Dynamic 	range
 
= -115.78 - (-133.55) = 17.77 dB
 
The limited dynamic range which the A/D converter will see and the transition
 
from an essentially Gaussian to an essentially sinusoidal process allows a maximum
 
signal loading point to be chosen which will allow a linear variation of NPR with 6.
 
Thus, NQ variation with 6 can be eliminated and C/N improves linearly with C. Under
 
these conditions, (2.1) may be rewritten as
 
NQ = [(2N -1	 _1)fQ2 (2.2)
QG 	 s
R NPRR G 
The parameters associated with the ADC-4 are 
N = 8 bits 
10- 3 Q = 5.16 x V) 
NPRR = I x 105 (including all degradation sources) 
R = 50 (ohms) (achieved by externally padding the input) 
At a front end gain of 121 dB, the loading at maximum input signal level is -4 dB 
(which utilizes the CW portion of the NPR curves) and at minimum signal level is -21.6 dB. 
2-16
 
This gain, combined with an effective sampling rate of 8 kHz, produces a constant
 
noise power density of -200.7 dBm/Hz which is 30 dB below the thermal noise. Addi­
tionally, the combination of front end gain and bandwidth allows the rms noise power in
 
1 kHz to be represented by eight quantum steps, a value which permits the required
 
accuracy in estimation of the sequential detector's bias level.
 
2.2.3 Sample and Hold Circuit
 
Although the ADC-4 is capable of performing conversions in less than 80 psec, this
 
time period represents greater than 120 at the 480 kHz IF frequency. Therefore, the
 
use of a sample and hold circuit is required.
 
In the realm of ready-built devices, alternatives ranged from commercially pro­
duced modules to'TRW's own hybrid IC's. All, however, had problems with high power
 
consumption or unknown radiation, and/or reliability characteristics. Therefore, it
 
was decided to design a S&H circuit with performance adequate for this application
 
from low power components of established reliability and radiation performance.
 
Figure 2-16 presents a schematic of the circuit which incorporates the voltage
 
offset feature necessary for operation with the ADC-4. The major components of this
 
circuit, i.e., the gating FET and operational amplifiers, are types of known reliabil­
ity and radiation characteristics.
 
10K 1OK
 
INPUT 

2 4 5 
OUTPUT
 
2KF 6.K20K 
STROBE O - 500 PF T 
SHA2520S 
VREF
 
FROM 
ADC4 HA2520
 
Figure 2-16. Sample and Hold Circuit
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2.3 DIGITAL PROCESSOR DESCRIPTION
 
2.3.1 Digital Signal Processor Characteristics
 
A microprocessor or "microprogrammed processor" is a very small computer-like
 
module which controls all basic computer functions by a sequence of instructions
 
stored in a read only memory. These processors have great inherent flexibility since
 
the ROM stored instructions or "firmware" controls all data bus interconnects, data
 
storage, arithmetic operations, and input/output transfers. The basic design philos­
ophy of the hybrid receiver digital signal processor (DSP) has been to use micropro­
grammed control for flexibility, and simple orderly control logic and to use simultaneous
 
parallel instruction execution for maximum throughput and resource utilization.
 
As illustrated in Figure 2-17, the DSP microprocessor implementation has two major
 
parts, the central processor and microprogranued control.
 
BRANCH. r_ 
A= B
 
A LT B L RO
A LE B ITP rlOUT I 
UNCOND 
 R C O FRO LJ CO T 
XR A i)-ToX Y 
OANROL BIT ,I "'DFAUTI TOA-B SIL NEDCRYI OTOL 
04T0
 
MUX -
ADDRSS FIELD 
NOTES: 
PARTSCOUNT 4-IN 2 1- BRANCH CONDITIONS MUIX FROM ALUI CONTROLS 
O CONTROL BITS L__J-!N I DEFAULTING TO A - B, STILL NEED CARRY IN CONTROL. 
LEGEND-
-9 2 OUTPUT VECTORING MUXED OFF OF ALU CONTROL FIELD. 
Figure 2-17. Digital Signal Processor (DSP) Block Diagram
 
The basic functions of the central processor are data storage (RAM), arithmetic
 
and logic operations (ALU), 2's complement multiplication (MPY), and constant or recip­
rocal storage (PROM). Operands for each central processor element may be selected
 
from the RAM or a common output bus. The ALU and multiplier are configured to allow
 
multiple precision arithmetic on the basic 8-bit data word.
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The basic functions of the microprogrammed controller are program storage (CPROM),
 
program addressing and branch control (ICTR), and memory addressing (XR,XT). Memory
 
addresses are derived from the CPROM address or indirectly from the data RAM. The
 
CPROM is organized as a 1024 x 16 memory and is.accessed twice per instruction for a
 
basic control word length of 32 bits and 512 instructions.
 
Input/output control assumes a single 8-bit parallel transfer across a request/
 
acknowledge interface, Each side (input/output) has three ports and transfers one
 
8-bit byte per request,
 
The basic DSP machine cycle is 500 nsec for a full 32-bit instruction (two CPROM
 
accesses required), The technology used is standard off-the-shelf bipolar LSI such as
 
RAM's, ROM's, and ALU's and is implemented with the low power Schottky TTL logic family
 
throughout. The parts count is 54 integrated circuits with a power dissipation of
 
6.5 watts. A summary of DSP characteristics is shown in Table 2-5.
 
Central Processor
 
The central processor incorporates all arithmetic and logic functions, data stor­
age, table lookup, and a 2's complement multiplier. All these elements are controlled
 
and operated in parallel. This feature provides maximum hardware resource utilization
 
and a high instruction execution rate (up to 2 x 106 instructions/sec). Section 2.3.3
 
demonstrates that this concept results in a maximum machine loading of 50% of full
 
capacity.
 
Selection of the DSP microprocessor concept is based on a very low power dissipa­
tion requirement and a proportionately high data throughout requirement. Low power
 
dissipation implies a small data word (8 bits). The basic signal processing algorithms
 
require 24-bit arithmetic at the 8 kHz sampling rate. The architecture selected to
 
resolve these conflicting requirements consists of using a small data word with paral­
lel multiprecision arithmetic to accommodate the throughput requirements.
 
The DSP central processor is organized around a single RAM and an output bus.
 
Operands for all arithmetic operations are selected from these two sources. Two regis­
ters in front of the ALU and multiplier save operands from cycle to cycle. Hence, a
 
single microinstruction can set one memory address and load two operands from separate
 
sources. The objective of this parallelism is to increase data throughput and maxi­
mize the utilization of hardware resources.
 
The arithmetic logic unit (ALU) provides add and subtract operations and various
 
logic functions including a shift matrix. Carry storage and control is provided for
 
multiple precision arithmetic. For data accumulation, ALU results are transferred
 
back to input storage registers via the output bus. Status or flag data (such as
 
overflow, less than, or carryout) is transferred directly to the branch control in the
 
microprogrammed controller.
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Table 2-5. DSP Microprocessor Summary
 
Digital signal processor
 
Microprogrammed parallel architecture
 
Basic instruction cycle time - 500 nsec
 
Word length - 8 bits
 
Multiple precision arithmetic
 
8 x 8 hardware multiply - I instruction cycle
 
ALU.implements shift matrix
 
Request/acknowledge I/O interface - TTL compatible
 
Vectored interrupt structure
 
Capacity
 
RAM capacity 256 x 8
 
PROM capacity 512 x 8
 
CROM capacity 1024 x 16 - 512 instructions
 
Basic logic technology - Low power Schottky TTL
 
Standard off-the-shelf bipolar LSI
 
Physical
 
54 integrated circuits
 
6.5 watts power dissipation
 
The multiplier (MPY) is an 8 x 8 2's complement multiplier with input and output
 
storage. The multiplier result is a 16-bit product but only the upper or lower'half
 
may be accessed ina single instruction, Output data may be transferred back to the
 
multiplier, to the ALU, or saved in the RAM via the output bus.
 
The read only memory (PROM) shown is a 512 word by 8 bits per word nonvolatile
 
memory. All algorithm constants and coefficients including a table of reciprocals
 
are stored in the ROM. The ROM can interface with any of the other computational
 
elements via the output bus.
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Microprogrammed Control
 
The microprogrammed control (MPC) provides all the direct address, control, and
 
clock signals to the central processor. This includes any multiplexer selects and I/0
 
load strobes. The control addresses data or microprograms are stored in the control
 
read only memory (C-ROM) which in most implementations would be a programmable ROM
 
(PROM). Each microprogram consists of microinstructions which have fields dedicated
 
or sectored for each central processor function in addition to the direct address •
 
fields. Each field thereby contains the microcode which would be decoded and distrib­
uted for data transfers and other operations.
 
Microprogramming techniques are used because of the efficiencies and economics of
 
handling microinstructions in firmware as opposed to the conventional random logic
 
approach. The control section of a nonmicroprogrammed processor tends to be complex,
 
containing numerous gates, multiplexers, storage elements, and decoding networks for
 
each instruction that is executed. Using microinstructions stored in a semiconductor
 
ROM, the control can be greatly simplified. Randomness remains, but only stored as
 
random data in the memory - not as an unstructured design of logic networks. In
 
essence, a more structured organization of hardware logic results.
 
The control memory outputs, which are groups of synchronous word~parallel data
 
streams, are used to set flip-flops, select multiplexer inputs, load/increment, or
 
select ALU functions or any other control function associated with hardware operation.
 
When the control memory outputs perform a single unique control function, this is
 
labeled horizontal microprogramming or minimally encoded. This approach is used in
 
the microprocessor primarily for higher operational speed and multi-instruction exe­
cutions. This horizontal approach requires a wide (bits per word) control word and
 
availability of all functions with each word.
 
Alternatively, vertical programming uses microinstructions that are partially or
 
fully encoded, such as how memory addresses are used in RAM's. The penalty is that
 
some flexibility is lost and speed of rotation is reduced. The latter results from
 
multiple steps being required for a single operation. However, encoding the micro­
instructions does tend to reduce the control memory storage capability requirements.
 
Typically, the-encoding is done within a single 8 to 16-bit word or byte.
 
The data flow for a microinstruction starts with either a direct address selected
 
by the P-multiplexer, by presetting the ROM P-CTR (program counter), or by the P-CTR
 
being incremented by 1. The instruction fields, or the bit allocations within the
 
instruction, are transferred to the central processor or used as part of the micro­
programmed control functions. Control signals and memory direct address are shifted
 
word parallel to the instruction register (storage for the control signal decoding)
 
and the memory address counters, respectively. The jump instruction (JMP), both con­
ditional and unconditional, requires use of the address or pointer in the control ROM
 
format.
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All of the above resources are under the control of the P-CTR. All control
 
signals and required timing signals are referenced to the P-CTR and the clock
 
generator. All timing and operations are fully synchronous with the clock
 
generator.
 
Typically, a logic system performs an operation either in response to a change in
 
state of its inputs or as a function of time, such as an internal timer. For the
 
microprogrammed control, there are two ways of initiating a response - polling or
 
interrupts. Polling uses a sample that sequentially senses the state of each input
 
line and, based on input logic states, either jumps to the appropriate ROM program
 
directly or continues polling. The interrupt method generates a unique ROM address
 
for each input line. This address may be either the beginning of a microprogram or
 
the address of a jump microinstruction which in turn contains the starting address.
 
The latter is a form of indirect addressing. In either case, the interrupting program
 
is executed immediately.
 
Polling provides the slower microprocessor response since each input must be
 
scanned individually and each must wait their turn to be recognized. This is somewhat
 
less complex than the interrupts and sequentially handles simultaneous inputs. Inter­
rupts, especially priority interrupts, require additional logic for address generation
 
and the priority strategy. The technique does offer the fastest response time, which
 
is almost negligible if the highest priority is requested. Hence, an interrupt struc­
ture was selected for the DSP.
 
Instruction Set
 
The microprocessor has four basic instructions: arithmetic, shift, branch, and
 
transfer. These four operation codes essentially specify four different interpreta­
tions of the ALU control field. None of the other control fields are subject to mul­
tiple interpretations. The basic instruction set is two-address (source and destina­
tion) and register-transfer oriented. Table 2-6 defines mnemonics for various machine
 
storage elements (refer to Figure 2-17) and Table 2-7 enumerates a basic set of opera­
tions which may be performed on the various storage elements.
 
Control ROM (CROM)
 
The control ROM program formats illustrated in Figure 2-18 require a 32-bit ROM
 
word. Each control field has a direct relationship to central processor resources.
 
The 8-bit ALU control field is multiplexed by a 2-bit opcode field (OP) giving four
 
different instruction types (AR, SH, 10, and BR). Usage of the remaining 22 control
 
bits is fixed for all instruction types. The ADDRESS field contains an 8-bit direct
 
address which may be loaded to any memory address latch. The field labeled XC is the
 
memory address latch destination control and directs ADDRESS field data to a specific
 
memory address latch. The OBUS field selects one of eight possible outputs for direc­
tion to the output bus. The field labeled RW is the RAM write enable. The remaining
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Table 2-6. Storage Element Mnemonics 
A Left side ALU input 
B Right side ALU input 
X Left side MPY input 
Y Right side MPY input 
AD CROM address field 
RM RAM output 
TB PROM output 
AL ALU output 
MP.L Lower half of product 
MP.U Upper half of product 
XR RAM address 
XT1 PROM address 
XT2 PROM page bit 
CY Carry flip-flop 
A OP B Result of ALU OP on A and B 
Table 2-7. Basic Instruction Set
 
A < RM XR < AD 
A < OB XR < OB 
B < RM XT1 < AD 
B < OB XT1 < OB 
X < RM XT2 < AD 
X < OB XT2 < OB 
Y < RM 
Y < OB 
BR.OP.AD (Conditional Branch) OB = Output bus
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32 
FIRS SECOND 
16 16 
IALU 1 
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U__________j 
BR XT2 CNi M IBRN I 
Figure 2-18. Control ROM Format
 
fields labeled A, B, S, and Y control the four input storage latches in front of the
 
ALU and multiplier.
 
The ARITHMETIC (AR) microinstruction contains all controls needed to use the ALU
 
in arithmetic and logic mode. The U field is the carry flip-flop update control. The
 
CA and CN fields are carry-in select controls for-multiple precision arithmetic. The
 
M field is the ALU mode control (logic or arithmetic). The ALU field is the instruc­
tion code input to the ALU.
 
The SHIFT (SH) instruction controls the ALU in shift mode. The LI field is the
 
left input for right shifts. The CA and CN fields select the carry in which is used
 
as a right input for left shifts. The RC and RS fields control the shift mode (left,
 
right, sign extend, etc.) of the internal ALU shift register.
 
The INPUT/OUTPUT (10) instruction reserves 4 bits of ALU control for I/0 vector­
ing. The BRANCH (BR) instruction expands the address field to 10 bits for full program
 
addressing capability and reserves the other four ALU control bits for branch condi­
tion selects.
 
The instruction set of Tables 2-6 and 2-7 is translated to the specific control
 
field value of Figure 2-18 by an assembler.
 
Fetch/Execute Sequence
 
The complete DSP instruction cycle consists of a fetch cycle and an execute
 
cycle. The fetch cycle reads the current microinstruction from the control ROM and
 
the execute cycle performs the specified operation. The entire cycle repeats every
 
500 nsec. for a basic execution rate of 2.0 X 106 instructions/sec.
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The actual implementation of the control ROM breaks the 32-bit word into two 16­
bit slices. This technique required two control ROM accesses per instruction. Figure
 
2-19 shows the DSP fetch/execute timeline for a typical instruction. ("P"in Figure
 
2-19 is time required for the ROM to respond to a new control address.) Note that the
 
fetch of the second 16-bit slice is overlapped with the execute of the first 16-bit
 
slice. The first 16-bit slice contains address control and the second contains central
 
processor control.
 
500 NS I 
ILTABXYr-- LTLTP FETCH1 EXCCUTE 
T LT,,,I~~ C'~~ ,ETCu 2 '/,,HMTL  F 
==V 
LATCH R/ LATCH WD 1LATCH WD 1 
Figure 2-19. DSP Fetch Sequence
 
2.3.2 I/O Interfaces
 
The basic DSP I/O interface is a single byte oriented request/acknowledge or
 
"handshaking" interface. The input side has two 8-bit parallel ports and the output
 
side has three 8-bit parallel ports and associated control lines for each port.
 
Table 2-8 lists input and output to/from each port. -

Table 2-8. Input/Output Ports
 
Input Output
 
1 A/D Demod data
 
2 External Phase accumlulator (NCO)
 
External
 
2-25
 
3 
The AID port receives 8-bit samples (I,Q channels) at a maximum rate of 8000/sec.
 
The EXTERNAL port receives inputs from peripheral devices such as the spacecraft
 
remote data terminal (RTU), test equipment, etc.
 
Output of the DEMOD DATA port consists of single bits at a maximum rate of 1000/sec.
 
Output at the NCO port is a 24-bit frequency increment (Af) and occurs at a maximum
 
rate of 1000/sec. Output at the EXTERNAL port consists of data sent to peripheral
 
devices such as test equipment, RTU, etc.
 
Figure 2-20 shows a block diagram of the interface and control waveforms for a
 
typical transfer. REQUEST is implemented as a vectored interrupt in the processor
 
and immediately drives program control to the appropriate interrupt service routine.
 
The interrupt service routine acknowledges receipt of the request via the ACK control
 
line. If the requesting port is input, the service routine waits on the I/0 complete
 
signal to guarantee that incoming data is at the port and stable. If the requesting
 
port is output, the service routine sends the requested data followed by the I/0 com­
plete signal.
 
IN 1 
IN2 
R8 
8 
DSP 
8 
a 
a 
1 OUT 1 
OUT2 
OUT3 
INCLK 
INCOMPLETE 
I 
I 
I 
1 
OUTCLK 
OUT COMPLETE 
REQUEST 1 1 ACK 
REQUESTI 
ACK 
1/0 CLK 
-I 
/OCOMPLETE / 
Figure 2-20. Hybrid Receiver Interface
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2.3.3 	Processing Capabilities
 
The signal processing algorithms uniformly require multi-precision arithmetic.
 
For example, the second order loop filter shown in Figure 2-21 requires 24-bit accumu­
lation and several 8 x 24 multiplies. The coarse acquisition algorithm of Figure 2-22
 
requires 24-bit addition and subtraction. Computation of 12 + Q2 requires two 8 x 8 
multiplies and a 16-bit addition. 
a 
24M
 
Figure 2-21. Basic Second Order Filter
 
FIRS
NEXT 	 "<H G O  T O 	 F IN E  CS A M PL E 	 A 
O N 	 NEW
KSSAMPLE
 
FREQUENCY 
ACCEPT-THRESHOLD 30 OPS (TABLE 2-10) 
NEW BIAS 
ACCEPT 30 OPB (TABLE 2-10) 
SECOND ORDER FILTER 45 OPS (TABLE 2-9) 
UPDATE BIAS 50OPS 
TOTAL 80 
Figure 2-22. Coarse Acquisition Algorithm 
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To obtain an estimate of overall processor loading for signal processing, sev­
eral of the high rate processes are programmed and sized in detail. Lower rate pro­
cesses are sized using conservative estimates derived from the detailed sizings. For
 
example, sizing for a 24-bit accumulate can be derived from the detailed sizing of the
 
second order filter of Figure 2-21, since there are several 24-bit accumulates in the
 
filter. Table 2-9 presents a complete program for implementing the second order loop
 
filter. Table 2-10 presents a complete program for implementing the coarse acquisition
 
algorithm.
 
Figures 2-23 through 2-27 show block diagrams of each phase of the signal process­
ing algorithms. The precision of each operation is defined in the block diagram and
 
the operation count for the algorithm is derived from counts defined in Tables 2-9
 
and 2-10.
 
Table 2-11 presents a summary of processor loading estimates for each algorithm.
 
This summary shows that maximum overall processor load is 40% of full capacity. The
 
estimates in Table 2-11 do not account for any realtime executive or mode control over­
head. This overhead is estimated to be approximately 10% of processing capacity (25
 
instructions per input sample) which yields an overall load figure of 50% of full
 
capacity.
 
Table 2-12 presents a summary of estimated program memory usage. This estimate
 
assumes linear code (no subroutines) except for the case of the second order loop fil­
ter. There is only one filter in each of three processes (coarse acquisition, fine
 
acquisition, and tracking) which are mutually exclusive in time. This fact implies
 
that program memory for the second order loop filter may be shared between the three
 
SC 
fek qkik-1 
-k qk-l 
24244~ 
244
 
fek - 2SINGLE PRECISION MULTIPLIES 
SECOND ORDER FILTER = 45 OPS bc 
TOTAL = 55 OPS 
Figure 2-23. Frequency Lock Loop Filter
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1 
2 
3 
4 
5 
6 
7 
8 
9 
10 
11 
12 
13 
14 
15 
16 
17 
18 
19 
20 
21 
22 
23 
24 
25 
Table 2-9. Second Order Filter Program
 
Instruction Code
 
XR <e.L , X <(e.L), Y <TB 
XR < AC1.L, B < (ACI.L), A < MP.L 
RM <A + B = AC1.L 
XR < e.U , X < (e.U), A < MP.U 
B < MP.L 
XR < AC1.M, B < (ACI.M), A < A + B + C 
RM <A + B 
XR < AC1LU, A < (AC1.U), B < MP.U 
XT < b I RM < A + B 
24 BIT ADD 

9 OPS 

XR < AC1.L, 

XR < AC2.L, 

XR < AC1.M, 

XR <AC2.M, 

, 
XR < AC.U, 

YR < AC2.U, 

, 
XR < PB.L., 

XR < AC1.M, 

XR < PB.M , 
XR < AC.UM, 
XT < a , 
XR < PB.U, 
X < (AC1.L), A < (AC1.L), Y < b 
B < (AC2.L)
 
AC2.L < A + B 
A < (AC1.M) -
B < (AC2.M) 
AC2.M < A + B + C 
A < (AC.U)
 
B < (AC2.U)
 
AC2.U < A + B + C 
PB.L < MP.L
 
X < (AC1.M), A < MP,U
 
B < MP.L 
PB.M < A + B 
X < (ACI.U), A < MP.U 
B < MP.L 
PB.U < A + B + C 
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Table 2-9. Second Order Filter Program (Continued)
 
Instruction Code
 
26 XR < AC2.L, X < (AC2.L), Y < a 
27 XR < PA.L , PAL < MP.L 
28 8 x 24 XR < AC2.M,. X < (AC2.M), A < MP.U 
29 multiply B < MP.L 
30 9OPS XR < PA.M , PA.M < A + B 
31 XR < AC2.U, X < (AC2.U), A < MP.U 
32 B < MP.L 
33 XR < PAU , PA.U < A + B + C 
34 XR < PA.L , A < (PA.L) 
35 XR < PB.L , B < (PB.L) 
36 XR < SM.L , SM.L < A + B 
37 XR < PAM , A < (PA.M) 
38 XR < PB.M , B < (PB.M) 
39 XR <SM.M , SM.M <A + B + C 
40 XR < PA.U A < (PAU) 
41 XR < PBU B < (PB.U) 
42 XR < SM.U SM.U < A + B + C 
43 BR,UN,(START) 
43 TOTAL OPS FOR
 
43 + 45 
SECOND ORDER LOOP
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5 
10 
15 
20 
25 
30 
Table 2-10. Coarse Acquisition Program
 
Instruction 

1 

2 

3 

4 

6 
7 
8 
9 
11 
12 
13 

14 START 

16 
17 
18 

19 

21 

22 

23 

24 

16 BIT ADD 

26 6 OPS 

27 

28 

29 

XR < IK , 
XR < IK-1 , 
XR < IK 
XR < IK2.U, 
XR < QK , 
XR <QK-1 , 
XR <QK , 
XR < QK2.U, 
XP < IPQ.L, 

XR < IK2.U, 
XR < QK2.U, 
XR < IPQ.U, 
XR < IPQ.L, 

XR < BS.L , 
XR < IMB.L, 
XR < IPQ.U, 
XR < BS.U , 
XR < IMB.U, 
XR < AC.L , 
XR < IMB,L, 
XR < AC,L 
XR < AC.U 
XR < IMB,U' 
XR < AC.U , 
Code
 
SEND ACK 
WAIT COMPLETE 
A < (IK), X < ik'Y < 'k 
IK-1< A 
IK < i k 
IK2.U < MP.U 
A <MP.L 
B < (QK), X < qk' Y < qk 
QK-1 < B 
QK< qk 
QK2.U < MP.U 
B < MP.L 
BR.UN.(START)
 
IPQ.L < A + B
 
A < IK2.U 
B < QK2.U 
IPQ.U < A + B + C 
A < (IPQ.L)
 
B < (BS.L)
 
IMB.L < A - B
 
A < IPQ.U
 
B < BS.U
 
IM.U < A -B - C
 
A < (AC.L)
 
B < (IMB.L)
 
AC.L < A + B
 
A < (AC.U)
 
B < (IMB.U)
 
AC.U < A + B + C
 
ACCEPT INPUT REQUEST TO BRANCH ON THRESHOLD
 
= 30 OPS 
ADD 45 FOR FILTER 
= 75 OPS FOR COARSE ACQUISITION 
2-31
 
tek = Ik |k-l1qk qk-1 (8000/SEC MAX) 
t 24 0I O VEMI 
EVERY 100 BITSL 	 " 
10/SEC (1000)
1/SEC (100) 
t
ek 	 2 SINGLE PRECISION MULTIPLIES 4 
I DOUBLE PRECISION ADD 6 
COMMUTATOR 	 I ADDRESS MODULO 8 26 
1 TRIPLE PRECISION ACCUMULATE 9 
TOTAL 45 
Figure 2-24. Coarse Bit Timing Algorithm 
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Table 2-11. Sunmary 
Function 

Coarse acquisition (8000/sec)
 
Accept threshold 

Second order filter 

Fine acquisition (8000/sec)
 
(Coarse tracking)
 
Frequency
 
fek 

Second order filter 

Time
 
tek 

Commutator 

Tracking (1000/sec)
 
Integral truncation 

Frequency
 
Fe k 

Second order filter 

Time
 
Tek 

Te 

Data demod
 
Maximum = 40% + 10% overhead = 
of Processor Speed Loading 
Maximum 
Ops/Function Load 
35 
45 
80 250 30% 
10 
45 
10 
35 
100 250 40% 
40 
20 
45 
20 
20 
20165 2000 9% 
50% 
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INTEGRATE FOR 1/2 BIT TIME AND DUMP 
(4 SAMPLES - 1000) 
(40 SAMPLES - 100) 
CALL FIRST HALF CHIP INTEGRAL IkI2'Qk/2 
Af 
Fek 
16 16 24 24 24 
Dk 1 Gf 
Fek = Ik-1 +Ik 1 / 2)(+ QkJ2) ­(Ik+Ik2) (Ok-1 
+ 0 k-1/2 ) 
Bf 
RATE 
1000 
1000 
1000 
OPERATION 
TRUNCATE HALF CHIP INTEGRALS (8 BITS) 
COMPUTE Fek FROM INTEGRALS 
SECOND ORDER FILTER 
TOTAL 
Figure 2-25. 
COUNT 
40 
20 
45 
105 
Frequency Tracking Loop 
Tk50 
Tek = 
-
Ilk +1k2) (Ik/2+ Ik­1 ok 
-1CDTe 
+ Qk/2 ) (/2 + Q k-1 ) 
!0 DIRECTION 
BITS 
Tek SAME AS Fe k 
Te ACCUMULATE, BRANCH, ETC 
TOTAL 
20 
20 
40 
Figure 2-26. Fine Bit Timing 
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1 0 )Dk 0(k + 1k2) (k-1 + 'k-1/2) + (ok + Qk/2 ( k-1 + Qk-l/2 
=Dk t SIGN DATAk ±1 
Ok SAME AS Fek - 20 
SIGN(D k )  - 2 
TOTAL = 22 
Figure 2-27. Data Demodulation
 
processes provided that accumulators and constants are reinitialized whenever the pro-­
cessing mode of the receiver changes. Given these assumptions, the program memory
 
estimate of Table 2-12 has the same itemization as the loading estimate of Table 2-11
 
except for subtraction of memory for the second order filter in fine acquisition and
 
tracking. Table 2-12 shows that 305 memory cells or 60% of the total capacity of 512
 
are used.
 
Table 2-12. Program Memory Usage Estimate
 
Coarse acquisition
 
Accept * threshold 35
 
Second order filter 45
 
Fine acquisition (coarse tracking)
 
Frequency fek 10
 
Time tek 10
 
Commutator 35
 
Tracking
 
Integral truncation 40
 
Frequency Fek 20
 
Time Tek 20
 
Te 20
 
Data demod
 
Data Dk 20
 
Total 255
 
Overhead 50
 
305
 
305/512 60% Capacity
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It is also estimated that approximately 50% of the total data memory capacity is
 
used. Hence, no more than 60% of any processor resource is used in implementing the
 
hybrid receiver signal processing algorithms.
 
2.3.4 Algorithm Development Procedure
 
The basic hybrid receiver signal processing algorithms have been simulated
 
extensively in FORTRAN and meet specification requirements. Hence, the development
 
process referred to in this section consists of translating these algorithms from
 
their current block diagram form to "firmware" which is acceptable to the digital
 
signal processor (DSP) and designing the overhead firmware. A number of filter multi­
pliers and gain constants must also be determined during this development phase, since
 
the DSP does no fractional or floating point arithmetic.
 
A basic requirement of this development phase is an assembler which translates
 
the language specified in Section 2.3.3 to the DSP control word format. This assembler
 
should probably be.written in FORTRAN and be designed to be as machine independent as
 
possible. It would generate hard copy binary output, such as paper tape, for control
 
memory contents and a listing of the source language input for reference purposes.
 
The development phase also requires a breadboard which has a read/write program
 
memory instead of the normal read-only program memory and test equipment to monitor
 
and display performance parameters, demodulated data, etc. The read/write program
 
memory requires additional test equipment to load, display, and edit the program
 
memory during development.
 
The basic algorithm development procedure consists of the following five steps:
 
e 	Transform "block diagram" algorithms to firmware algorithms
 
s 	Design I/0 real time control algorithms
 
* 	 Debug and verify firmware algorithms using breadboard and test equipment 
@ 	Determine gain constants, filter multipliers, etc. to satisy performance
 
requirements
 
* 	Program read/only memories and convert RAM breadboard to PROM breadboard.
 
An 	optional requirement is to have a software simulation of the DSP. A register
 
transfer level processor simulation is a very useful tool in firmware development.
 
Although not required, this tool provides an accessible machine model and can be
 
used as a firmware debugging aid before any hardware is available.
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3. SYSTEM ANALYSIS AND ALGORITHM DESIGN
 
This section summarizes the analysis and design of the processing algorithms
 
within the digital signal processor. The processing is made of up:
 
* 	The coarse frequency acquisition, which determines the center fre­
quency of the received signal to within an accuracy of ±1 kHz
 
* 	The coarse frequency tracking algorithms, which further resolve the
 
signal carrier frequency to within 10% of the data rate
 
a 	Coarse bit timing algorithms, which estimate bit timing to within
 
1/16th of a data bit duration
 
o 	The demodulation and decision directed tracking algorithms for both
 
continuous phase frequency shift keying (CPFSK) and differential
 
phase shift keying (DPSK).
 
The selected algorithms were chosen to minimize overall processor complexity and still
 
meet the design specifications. To accurately assess the performance of the receiver
 
and hel-p select the design parameters, simulation programs were developed. The
 
description of the simulations and the measurement results are included in this
 
section.
 
3.1 COARSE FREQUENCY ACQUISITION
 
Coarse frequency acquisition is defined as the process of reducing the received
 
signal frequency uncertainty to a value within the pull-in capability of the frequency
 
tracking loop. The design of the acquisition algorithm is particularly important
 
because of its impact on mission objectives and on the complexity of the signal pro­
cessor. Therefore, considerable effort was expended in designing an algorithm which
 
best satisfies the performance objectives with minimum processing complexity. This
 
section describes the selected algorithm and its projected performance based on anal­
ysis and simulation.
 
3.1.1 Acquisition Performance Objectives
 
The significant measure of performance for the hybrid receiver application is
 
acquisition time, which is defined as the time between initiation of the frequency
 
search algorithm and correct detection of the signal to an accuracy within the pull-in
 
range of the frequency tracking loop. The desired acquisition time is 50 sec. under
 
the situations given in Table 3-1. The frequency uncertainty is ±80 kHz, which
 
includes an offset of ±75 kHz due to doppler shift and an additional offset of ±5 kHz
 
to allow for inaccuracies between the local oscillator frequencies of the transmitter
 
and receiver. The frequency uncertainty range determines the extent of the search
 
pat-tern and, therefore, is directly related to acquisition time. Information which
 
reduces this uncertainty or which indicates which regions are more likely to contain
 
the signal can reduce the acquisition time. The doppler rate is ±50 Hz/sec. It is
 
assumed that the doppler rate can be sustained as long as the doppler shift is less
 
than ±75 kHz.
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Table 3-1. Frequency Acquisition Performance Parameters
 
Frequency uncertainty ±80 kHz 
Doppler rate ±50 Hz/sec 
Probability of detection 0.995 
Probability of false alarm 10
-4 
C/N0 24.5 dB-Hz at 100 bps34.5 dB-Hz at 1000 bps 
The desired probability of detection is 0.995 with a probability of false alarm
 
less than 10-4 . The effective carrier-to-noise density ratio at which this level of
 
performance is to be achieved is 24.5 dB-Hz for a data rate of 100 bps, increasing
 
proportionally to 34.5 dB-Hz for a data rate of 1000 bps. These levels are 0.5 dB
 
higher than those given in the statement of work and are based on an evaluation of
 
the receiver worst case noise figure and degradation sources in the implementation of
 
the receiver. This is discussed further in Section 3.1.3.
 
3.1.2 Sequential Detection Algorithm Description
 
The sequential detection algorithm was selected from a number of candidates as the
 
acquisition algorithm for the hybrid receiver based on its performance and relative
 
ease of implementation. The basic idea of sequential detection is to perform a contin­
uous test of the decision variable (detector output) against a threshold rather than
 
take a fixed sample size for each frequency hypothesis. The test duration is thus a
 
random variable rather than a constant. If the test is properly designed, however, the
 
mean time to acquire the signal can be significantly reduced from that of a fixed sample
 
size test. The heuristic explanation for this is that frequency cells containing noise
 
only can be dismissed quickly, as soon as the test statistic indicates a high probabil­
ity of no signal, rather than after a full period integration. Therefore, in situations
 
where a large number of empty cells must be searched, as is true in this application,
 
the time required to search these cells can be considerably reduced.
 
Figure 3-1 isa functional flow diagram of the sequential detection algorithm.
 
For a given frequency hypothesis, the input inphase and quadrature components are
 
filtered, sampled, squared, and summed. This produces a measurement which essentially
 
reflects the energy in the signal. A bias is then subtracted. The bias is selected
 
such that with a noise-only input, the accumulated envelope detector output minus the
 
bias decreases with integration, while for inputs consisting of signal-plus-noise, the
 
accumulated detector output minus the bias increases with integration. The optimum
 
choice for the bias is the midpoint between the mean detector output for signal-plus­
noise and noise-only.
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INTEGRATION 
FILTER 
" <INPUT DISMISS AND- T H 
Hi: NOISE BIAS -- > T GOTO NEXT 
H2:SIG +NOISE -FREQUENCY 
(DECIDE HI) 
>TH (NO DECISION) 
INTEGRATION 
FILTER 
A Z - R ACCEPT AND 
R STOP SEARCH 
E<T (DECIDER H2 ) 
* TRUNCATION TIME TR SELECTED TO CONTROL FALSE ALARM PROBABILITY 
* BIAS AND THRESHOLD TH SELECTED TO MINIMIZE ACQUISITION TIME 
Figure 3-1. Sequential Detection Algorithms
 
As each new signal sample is taken, the bias is subtracted and the result is
 
added to a running sum. The sum is compared to a (negative) threshold TH after each
 
new sample is added. If the sum falls below the threshold, the signal is presumed not
 
to be present in that frequency cell and the hypothesis is dismissed, the sum reset,
 
and the receiver stepped to the next frequency hypothesis. If the sum is above the
 
threshold TH' another sample is taken and the process is repeated. If however, the
 
number of samples taken is greater than the threshold TR (referred to as the truncation
 
time), then the signal is declared present.
 
The bias and the threshold TH are selected to minimize the acquisition time. As
 
the bias is increased, the integrated output has a stronger negative bias and therefore
 
a frequency bin containing noise-only is dismissed faster. But if the bin contains a
 
signal, there is a greater likelihood that the bin will be incorrectly declared as
 
having no signal, thereby necessitating an increased number of passes through the
 
uncertainty region in order to detect the signal. Thus, although the dismissal time
 
is decreased for increased bias, the acquisition time may increase due to the greater
 
number of passes required to detect the signal. Conversely, as the bias is decreased,
 
the dismissal time increases, but the probability of detection per pass increases.
 
Therefore, although the search time per pass is increased, the number of passes is
 
decreased. It should be apparent that there is an optimum choice for the bias. Anal­
ysis shows that the bias should be selected equal to the midpoint of the detector
 
output for signal-plus-noise and noise-only. ­
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A similar phenomenon occurs with variations in the threshold TH. As TH is
 
increased (made more positive), the dismissal time per cell is decreased but the prob­
ability of false dismissal is also increased. As TH is decreased, the dismissal time
 
increases but the probability of detection increases also. Therefore, an optimum
 
choice exists for TH.
 
The truncation time TR primarily controls the false alarm probability. It has
 
some effect on the probability of detection, but analysis and simulation show this
 
effect to be small and negligible for reasonably large values of TR . As TR is
 
increased beyond a certain point, the probability of detection remains almost constant.
 
The probability of false alarm, however, decreases rapidly as TR is increased so that
 
appropriate selection of TR sets the false alarm probability at the desired level.
 
TR has a very small effect on the acquisition time since the test duration is TR only
 
for the frequency bin in which there is a signal. The prime determinant of acquisi­
tion time is the time required to dismiss a bin containing noise alone because of the
 
large number of such bins which must be searched.
 
Another important algorithm parameter is the bandwidth of the integration fil­
ter, As the bandwidth is made wider, the number of bins into which the frequency
 
uncertainty is divided is reduced, but the signal-to-noise ratio is also reduced. As
 
the bandwidth is narrowed, the signal-to-noise ratio increases (provided the data band­
width is less than the filter bandwidth) but the number of bins also increases and, in
 
addition, the filter response time grows and becomes a significant fraction of the
 
dwell time at each frequency. An optimum choice for the integration filter bandwidth
 
therefore exists.
 
The sequential algorithm also requires knowledge of the receiver noise level in
 
order to set the bias and threshold. Since this parameter is not known a priori, it is
 
estimated by measuring the average power of the input signal as the search progresses.
 
A relatively long integration time is used to smooth over variations in the noise sam­
ples. The integration filter memory extends over many frequency bins so as to allow
 
discrimination of the presence of a signal in one of the bins.
 
A pictorial showing a sequential detection example is given in Figure 3-2. The
 
upper path shows a typical sample for the accumulated detector output for signal-plus­
noise. It remains above the threshold TH until the truncation time TR is reached,
 
whereupon a detection is declared. The lowest path shows a typical sample of noise
 
only. It crosses the negative threshold TH early, allowing the empty bin to be dis­
missed quickly. This is the advantage of the sequential detection algorithm over the
 
fixed sample size algorithm. By allowing quick dismissal of a frequency bin based on
 
a continuous estimate of the likelihood of that bin containing a signal, a large num­
ber of bins can be searched ina relatively short period of time.
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10 
J ACCEPT HYPOTHESIS 
(SIGNAL NOISE) 
~E(12+ 02-p SIG +NOISE 
DIS ,S HYPOTHESIS 
Ar' (NOISE ONLY) 
1 3 4 5 6 8 10 15 20 1w 
TH 
E1120-0) NOISE -- 4 NN 
Figure 3-2. Sequential Detection Example
 
3.,1.3 Sequential Detection Algorithm Performance Analysis
 
.Evluation of the sequential detection algorithm was performed via a combination
 
of analysis and simulation. Particular attention was given to including all identifi­
able loss factors. Therefore, it is felt that the acquistion time results presented
 
here are an accurate estimate of the acquisition time to be achieved in an actual
 
implementation of this algorithm.
 
Loss Budget
 
To perform an accurate assessment of the acquisition algorithm performance, loss
 
factors were identified and a loss budget was set up as shown in Table 3-2. The mini­
mum carrier power was specified in the statement of work as -146 dBm. The noise
 
spectral density represents thermal noise present in an ideal receiver front end at
 
standard temperature (2900K). The receiver noisefigure of 3.2 dB is a worst case
 
estimate based on the proposed implementation of the receiver front-end. The available
 
RF carrier-to-noise density ratio is therefore 24.8 dB-Hz for a data rate of 100 bps.
 
At higher data rates, the carrier power increases proportionally, so that at l000 bps
 
the available C/N0 is 34.8 dB-Hz.
 
The quantization noise due to digitization of the input signal to 8 bits was
 
evaluated as being negligible. As was shown in Section 2, the worst case noise power
 
density due to quantization is 27 dB below thermal noise so that the quantization noise
 
is negligible.
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Table 3-2. Frequency Acquisition Loss Budget
 
100 bits/second 1000 bits/second
 
Minimum carrier power -146 dsm -136
 
Noise spectral density -174 dBm/Hz -174
 
Maximum receiver noise figure 3.2 dB 3.2
 
Available RF C/N0 24.8 dBHz 34.8
 
Maximum IF filter loss 0.1 dB 6.1
 
A/D quantization noise
 
(-30 dB down) -0- -0-

Aliasing noise
 
(-40 dB down) -0- -0-

Processor quantization loss -0- -0-

Frequency offset Included in sim Included in sim
 
Timing offset Included in sim Included in sim
 
Noise power estimate error Included in sim Included in sim
 
Available C/N0 24. dB 34.7 dB
 
C/N0 input to simulator 24.5 dB 34.5 dB
 
Margin 0.2 dB 0.2 dB
 
The loss due to the IF filter which precedes the A/D converter was evaluated for
 
various filter shapes. Figure 3-3 shows the IF filtering considerations.. The filter
 
bandwidth was selected to minimize signal degradation and dynamic range at the A/D input
 
(see Section 2.2.2). As the bandwidth is made narrower, signal degradation increases
 
due to distortion of the signal itself. The amount of degradation was evaluated through
 
simulation, which included the effects of intersymbol interference and pulse shape dis­
tortion. In addition, pre-A/D dynamic range increases, which degrades the NPR. As the
 
bandwidth is increased, the signal degradation decreases and dynamic range decreases
 
because the filter output becomes noise dominated. However, it is necessary that the
 
filter response roll off quickly to eliminate the possibility of false sync due to the
 
aliased signal resulting from sampling. As the figure shows, it is desirable that the
 
filter response be at least 40 dB down at the aliased signal location, which becomes
 
significant 7 kHz away for an 8 kHz sampling rate. This gurantees that a large signal
 
8 kHz away, which can be 30 dB larger than the smallest expected signal (since the
 
specified signal dynamic range is 30 dB) will not create a false response, since the
 
amplitude due to such an offset signal will be at least 10 dB below the smallest
 
expected signal. Therefore, the wider the filter bandwidth, the more complex the fil­
ter since morepoles are required to obtain the desired rolloff.
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P-P RIPPLE 
ALIASED SIGNAL 
r 
0 1 2 3 4 5 6 7 8 9 10 FREO (Hr) 
• -40 dB 
* BANDWIDTH BW SELECTED TO MINIMIZE SIGNAL DEGRADATION 
* FILTER ROLLOFF SELECTED TO ELIMINATE FALSE SYNC DUE TO ALIASED SIGNAL 
" PEAK-TO-PEAK RIPPLE IS KEPT SMALL TO MINIMIZE NOISE MEASUREMENT ERROR 
Figure 3-3. IF Filtering Considerations
 
Table 3-3 is a listing of the different types of filters considered, with the
 
peak-to-peak.ripple, the rejection at 7 kHz, and the degradation in signal-to-noise
 
ratio caused by the filter. The in-band ripple is of interest because it affects the
 
accuracy with which noise estimates can be made for setting the bias and threshold in
 
As shown, the Chebyshev filter of 3 dB bandwidth,
the sequential detection algorithm. 

It has the advantages
4.84kHz, and peak-to-peak ripple 0.1 dB is the proposed filter. 

of simplicity (a 4-pole filter is sufficient), small in-band ripple (0.1 dB), good
 
rejection of the aliased signal (-46 dB), and small signal-to-noise ratio degradation
 
(less than 0.1 dB). In addition, the bandwidth is sufficiently large such that the A/D
 
converter NPR is only minimally degraded over the full signal dynamic range with no AGC.
 
The other filters are either more complex, have greater ripple, or more degradation.
 
The acquisition algorithm was evaluated using a simulation program designed
 
specifically to determine the effects of finite word size arithmetic on the perfor­
mance of signal processing algorithms. Figure 3-4 shows a block diagram of the simu­
lation. The input signal is offset in frequency to simulate the effect of doppler,
 
The signal is then filtered and quantized by an
and white Gaussian noise is added. 

8-bit A/D converter. The rest of the processing is exactly as it would be performed
 
in the microprocessor. The selected word size was 16 bits, as it would be in the pro-

The results of this simulation indicate that the degradation in
posed implementation. 

performance due to the 8-bit A/D conversion and the 16-bit arithmetic in the subsequent
 
processing is negligible.
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Table 3-3. IF Filtering Losses
 
P-P Ripple Rejection Signal-to-Noise
Ratio
Filter Type ±2 kHz at 7 kHz Degradation
 
Butterworth
 
6 poles, BW (3 dB) = 6 kHz 0.03 44 0.02
 
Butterworth
 
5 poles, BW (3 dB) 5.72 kHz 0.1 39 0.01
 
Butterworth 
4 poles, BW (3 dB) = 4 kHz 3 44 0.08 
Butterworth 
3 poles, BW (3 dB) : 3 kHz 8 40 0.14
 
Chebyshev
 
5 poles, 8W (3 dB) = 4.52 kHz 0.1 61 0.12 
Chebyshev* 
4 poles, BW (3 dB) = 4.84 kHz 0.1 46 0.07 
Chebyshev
 
4 poles, BW (3 dB) = 4.52 kHz 0.3 50 0.10
 
Chebyshev
 
4 poles, BW (3 dB) = 4.36 kHz 0.5 53 0.12
 
*Proposed filter
 
FULL PRECISION 8 BIT 16 BIT 
PRN 
DATA
 
WGN
 
IKzB ITRAN AD BA I, ANO 
C DISMISS 
NEXT YES 
SAMPLE 
ACCEPT 
Figure 3-4. Finite Word Size Simulation
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Because of the complexity and large amounts of computer time required to run the
 
simulation described above, it was not used in optimizing the acquisition algorithms.
 
Itwas used to obtain performance estimates in selected-cases only. Instead, a sim­
plified simulation program was written to simplify the optimization process. As a part
 
of this simulation program, the effects of frequency offset was included. Since the
 
frequency uncertainty region is searched in discrete frequency steps, the actual
 
received frequency may differ from the center frequency of the frequency cells. As a
 
result, the effective signal-to-noise ratio in that cell is reduced. It can be shown
 
analytically that the loss, L, for a matched filter which is offset in frequency is
 
given by
 
20 log sin 7 Aft
L(dB) = VAft 
where Af = the frequency offset in Hz and T = the matched filter integration time. Fig­
ure 3-5 shows a plot of this loss as a function of AfT. As the spacing between frequency
 
cells increases, Af decreases so that the frequency offset loss decreases, but there
 
are more cells to search. There is an optimum choice for frequency cell spacing for
 
minimum acquisition time, In the simulation, the loss in SNR due to frequency offset
 
was calculated from the above formula for the randomly chosen signal frequency.

9 1 
LOSS IN EIN O DUE TO / 
CARRIER FREQUENCY 
OFFSET
 
0 
-J 
- 40 
MATCHED
 
FILTER 
S/T) 
Af T 
2 
Figure 3-5. 	 Loss in E/No Due to Carrier
 
Frequency Offset
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Another factor in the acquisition loss budget is the loss in SNR due to sample
 
time offset. The effect is seen in Figure 3-6, where the envelope response of two
 
filters is shown, one having impulse response duration T which is matched to the pulse­
width and the other having impulse response duration T/2. For the matched filter,
 
2
note that the output envelope ( i + Q2) decreases to zero for each transition in the
 
data. This implies that during the acquisition phase, many of the matched filter out­
put samples could fall within these "dips" since data transition times are not known.
 
FILTER 
IMPULSE 
RESPONSE 0 T2 
o r 
MATCHED FILTER UNMATCHED FILTER 
DATA T 2"4 
MATCHED 2E 
FILTER N o 
OUTPUT 
UNMATCHED Co 
FILTER 
OUTPUT 0 , 
02 T 2T 3T 4T 5T 
Figure 3-6. Loss in E/No due to Sample
 
Time Offset
 
Figure 3-6 also shows the output of an unmatched filter (one having impulse
 
response duration T/2) to the same data pattern. As before, there are dips in the
 
envelope corresponding to transitions in the data, but the dips occupy a smaller frac­
tion of the time. However, the peak SNR is 3 dB lower than the peak SNR in the matched
 
filter case.
 
In the simulation, the loss due to sampling time offset was computed for a ran­
domly selected sample time relative to the data transitions. The specific loss function
 
is, as shown above, a function of data rate and integration time.
 
The recommended sequential detection algorithm requires knowledge of the magnitude
 
of the noise power spectral density in order to set the bias and threshold values
 
appropriately. As indicated earlier, the optimum bias value is equal to the midpoint
 
between signal and signal-plus-noise. In the actual implementation of the algorithm,
 
the noise amplitude is unknown. Therefore, an estimate of its value is made by com­
puting the mean square value of the filter output as the frequency uncertainty region
 
is searched. This mean square value is then used to estimate the noise. It is
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continually updated as the search algorithm progresses. The simulation reflects the
 
implementation of this technique and, therefore, accurately evaluates the effects of
 
error in the 	noise estimate.
 
Acquisition Algorithm Simulation Description
 
To accurately assess the performance of the sequential detection algorithm, a
 
simulation program was developed. The program accurately simulates the effects of
 
frequency offset, time offset, and noise measurement inaccuracy as described previously,
 
,and enables the designer to select parameters, such as bias and thresholds, and to
 
evaluate performance.
 
Figure 3-7 shows a block diagram of the simulation. It replicates the implemen­
tation of the sequential algorithm in the microprocessor. To evaluate the acquisition
 
time, it is necessary to evaluate two quantities. These are the time required to dis­
miss a frequency cell which contains noise-only and the probability of detecting the
 
presence of a'signal if one is present. The simulation program is a Monte Carlo type
 
which produces the probability distribution function of the dismissal time and com­
putes the probability of detection.
 
NOISE RATE BANDWIDTH 
BIAS+< 	 DISMISS (NOTE DISMISSAL TIME 
+ 	 AND GENERATE STATISTICS 
ON DISMISSAL TIME) 
QSIGaL SAMPLER NE2 
NOISE RAT E BANDWIDTH 
TFALSE ALARM (NOISE ONLY) 
SAMPE OH R N<T >R ACQUISITION (SIGNAL + NOISE) 
SAMPLE L R -COMPUTE PROBABILITY OF 
ACQUISITION 
Figure 3-7. 	 Sequential Detection Algorithm
 
Simulation Block Diagram
 
To evaluate the dismissal time, noise-only is input to the simulation. The noise
 
samples are integrated as they would be in a moving window filter and the filter output 
envelope (/I2 + Q2) is computed. The bias is then subtracted and the result is accu­
mulated. The accumulated sum is compared to a threshold TH after each sample is added.
 
The number of samples required before the threshold TH is crossed is determined and
 
statistics of this random variable are computed over a large number of trials. The
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simulation results inthe distribution function of the threshold crossing time. A sam­
ple of this is shown in Figure 3-8, which shows the probability that the threshold has
 
not been crossed at time t as a function of t. The simulation also.computes the aver­
age dismissal time, which is used as explained below in optimizing the algorithm
 
parameters.
 
The simulation program is also used to estimate the probability of detection.
 
For each acquisition trial, a random sampling time relative to the bit transitions is
 
selected and the loss due to sampling time offset is computed as previously described.
 
In addition, a random frequency offset is selected and the loss due to this offset is
 
calculated for each frequency cell.for which the signal is within the null-to-null
 
bandwidth of the moving window filter. The simulation is then run for each of
 
these frequency cells and statistics equivalent to those produced in the noise only
 
case are computed. That is,the probability that the threshold is not'crossed before
 
time, t. Note that in this case, the probability of detection is given by the prob­
ability that the threshold is not crossed before TR' the truncation time. Figure 3-8
 
shows a sample result of the simulation for signal-plus-noise input.
 
The two results from the simulation program, namely the average time to dismiss
 
an empty frequency cell, TDIS, and the probability of detection, PDET, can be used to
 
calculate the mean time to acquire TACQ as follows
 
N
 
TAC = (TDIS(i) + TI) + TR
 
i=1
 
where
 
TDIS(i) = the time to dismiss cell i
 
N = the number of cells searched before the signal is detected
 
TI = filter settling time
 
TR = the test truncation time
 
Then
 
TACO = N (TDIS + TI) + TR 
where
 
= E(N) = 1/2 Nu PDET + 3/2 Nu(1-PDET)PDET + 5/2 Nu(1-PDET)2PDET+...
 
Nu = number of frequency cells in uncertainty region
 
Therefore
 
NuPDET (PDET) NuPDET
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Figure 3-8. Probability Distribution of Threshold
 
Crossing Time
 
The mean time to acquire is then given by
 
Nu
 
TACQ :=P--E 1/2 Nu ) (TDTS + TI)+TR
 
and
 
Nu = F/AF 
Fu = frequency uncertainty = 160 kHz
 
AF = frequency step size for search algorithm
 
3-13
 
Using TACQ as the criterion of performance (that is,minimizing the mean time to
 
acquire) the simulation program was exercised to give TDIS and PDET for various values
 
of AF, TI, input bit rate, sample rate, bias, and threshold. The values of AF, which
 
is the spacing between frequency steps, TI, the inverse of the integration filter
 
bandwidth, bias, and threshold were optimized to give minimum TACQ. The results are
 
summarized in the next section.
 
The analysis given above neglects the effects of false alarms. This is reasonable
 
in this case since the false alarm rate was set to be very low through choice of the
 
truncation time, TR.% The effect of TR on the probability of false alarm and probabil­
ity of detection can be seen in the example of Figure 3-8. Note that as TR increases,
 
the probability of false alarm decreases very rapidly, but the probability of detection
 
remains- relatively constant beyond a certain point. Therefore, TR can be selected to
 
achieve any false alarm probability desired without significantly affecting the acqui­
sition time since PDET is not affected and TR is normally a small component of TACQ.
 
-- The calculation of the-mean time to acquire a signal can be extended to yield an 
estimate of the time to acquire with probability equal to an arbitrary value P as 
follows. We first make the assumption that the signal detection events are independent 
from one pass through the uncertainty region to the next. Then, the probability of 
detecting the signal in N passes or less is given by 
P(N) = -(-PDET)N
 
where PDET = probability of detection in one pass. By setting a value for P(N)
 
say 0.995, the number of passes, N, required to achieve this can be found and the
 
acquisition time can be estimated by using this value of N in conjunction with the
 
dismissal time per cell, TDIS, and the number Of cells to be searched N0 , as follows
 
TACQ - (NNu-Nu/2) (TUE + TI) + TR
 
This is an estimate of the acquisition time, assuming that the sum of the
 
dismissal times over a large number of trials is equal to the number of trials times
 
the average dismissal time.
 
Acquisition Algorithm Simulation Results
 
The simulation program described in the previous section was run for a large
 
variety of cases. The variable parameters were input signal bit rate, sampling rate,
 
integration filter bandwidth, frequency step size, carrier-to-noise density ratio,
 
bias, threshold, truncation time, and number of trials. The objective of this effort
 
was to optimize the choice of integration filter bandwidth, step size, bias, threshold,
 
and truncation time and to estimate the acquisition time for these optimized parameters.
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One parameter whose value could be set independently of others was the truncation
 
time for the sequential test. As discussed earlier-, the truncation time is selected
 
primarily to control the false alarm rate. Based on early simulation results, it was
 
determined that a truncation time of 1.5 sec. was sufficiently long to produce a neg­
ligibly low false alarm rate. In simulation runs involving 100,000 trials, no false
 
alarms were observed and it is estimated that the probability of false alarm per trial
 
is less than 10-6.
 
The simulation results also indicated that a reasonable choice for the frequency
 
step size is one-half the bandwidth of the integration filter. A smaller value for
 
the step size results in an increased number of search cells without a commensurate
 
decrease in frequency offset loss. Consequently, the acquisition time is increased.
 
A large value for the step size reduces the number of search cells, but the worst case
 
frequency offset loss becomes significantly larger, resulting in reduced SNR and
 
increased acquisition time. This effect can be seen by noting that the worst case
 
frequency offset loss, (one-half the spacing) is 0.25 dB for a step size of one quar­
ter the bandwidth, 0.9 dB for a step size of one-half the bandwidth, and 4 dB for a
 
step size equal to the bandwidth (Figure 3-5).
 
A third constraint placed on the parameter set was that the threshold, TH' was
 
always related to the bias B by
 
T -2(B-1)
 
This choice is based on simulation results which show this to be a reasonable choice
 
in terms of optimizing performance for a range of biases.
 
The remaining parameters of bias and integration filter bandwidth were varied
 
independently to minimize the acquisition time. The low data rate case (100 bps) is
 
the worst case situation since it corresponds to the lowest available signal to noise
 
ratio (C/N = 24.5 dB-Hz). As the data rate increases, the available SNR is also
o 

assumed to increase in proportion, thereby alleviating the detection problem. Conse­
quently, greater effort was concentrated on the low data rate case.
 
Figure 3-9 shows the simulation results for the case where the input bit rate
 
is 100 bps, the sampling rate is 2000 samples/sec., the integration filter bandwidth
 
is 1000 Hz, the frequency step size is 500 Hz, the C/N0 is 24.5 dB-Hz, and the trunca­
tion time is 1.5 sec. The results are plotted in terms of the probability that the
 
threshold is not crossed before time t vs t. Two cases are shown, one where noise­
only is present. In each case, the bias is varied to show its effect. It is clear
 
from the curves that for the noise-only case, the probability that the threshold is
 
not crossed at crossing time and is a strong function of t, decreasing quickly as t is
 
increased. For the signal case, however, the probability of threshold crossing is a
 
relatively weak function of t beyond a certain point, remaining almost constant as t
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Figure 3-9. Probability Distribution of Threshold Crossing 
Time as a Function of Bias 
is increased. This result enables the selection of the truncation time long enough
 
to reduce the false alarm rate to the desired level without materially affecting the
 
probability of detection.
 
It also appears from the curves that the algorithm performance is not sensitive
 
to small changes in the bias. Changes of a percentage point result in small though
 
discernible changes in the probability of detection and the distribution of dismissal
 
times. The effect of changes in the bias can more readily be evaluated if the data
 
is presented in another form. Using the method described in the previous section, the
 
time required to acquire the signal with a given probability was computed1. Three
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probability values were selected, 0.5, 0.9, and 0.995. The results are plotted in
 
Figure 3-10 as a function of bias. The results show nearly identical performance for
 
bias levels ranging from 1.06 and 1.09. The acquisition time is approximately 45 sec.
 
for a probability of detection of 0.995. This is within the 50 sec. requirement at
 
the lowest SNR. As the bias is increased above 1.1, the acquisition time increases.
 
5 
so PDET = 0.995 
5 	 BIT RATE = 100 BPS 
SAMPLE RATE = 2000 SAMPISEC 
BANDWIDTH = 1000Hz 
W FRED SPACING = 500 Hz 
30 C/No = 24.5 dB-Hz
~T	 R = 1.5 SEC 
2 
0 
6I­
10 POET = .5
 
1.06 	 1.07 1.08 1.09 1.10 1.11 1.12 1.13 
NORMALIZED BIAS 
Figure 3-10. Acquisition Time vs Bias
 
Figures 3-11 and 3-12 show the equivalent simulation results to those shown in
 
Figures 3-9 and 3-10 except that the integration filter bandwidth has been reduced to
 
800 Hz and the frequency step is 400 Hz.
 
Several other values for integration bandwidth were used in the simulation to
 
evaluate their effect. Figure 3-13 shows a plot of the acquisition time as a function
 
of integration filter bandwidth for various values of probability of detection. In
 
each case, the optimum bias setting is assumed. As can be seen, the optimum choice of
 
bandwidth is 800-1000 Hz. As the bandwidth is increased, the-number of cells to be
 
searched decreases but the SNR in the integration filter bandwidth also decreases and the
 
net effect is a longer acquisition time. Conversely, as the integration filter is nar­
rowed, the SNR and the number of cells increases, but two effects result in a longer
 
,acquisition time. First, the number of cells to be searched increases directly, and
 
second, the filter transient response time becomes important. That is, as the filter
 
bandwidth is made narrower, the response time of the filter becomes a significant
 
fraction of the time required to dismiss an empty frequency cell, thus resulting in a
 
longer acquisition time.
 
Simulation results were also obtained for the case where the input bit rate is
 
1000 bps. At a C/No of 34.5 dB, simulation results show an acquisition time of 3.23
 
seconds for a probability of detection of 0.995. This is considerably less than the
 
specification requirement.
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Full Scale Monte Carlo Simulation
 
A third simulation program was written to perform a full scale Monte Carlo simu­
lation of the acquisition algorithm. As described previously, the results of the second
 
simulation program derived from a combination of analysis and simulation. The third
 
simulation program isa more complete simulation. In it, the search algorithm is
 
implemented in detail, covering the full uncertainty region of 160 kHz in steps. The
 
signal is located randomly in the uncertainty region and statistics are kept on the
 
time of detection over many trials. Because of the large amounts of computer time
 
required to run this program, the simplified program described earlier was used to
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optimize the algorithm parameters. To validate the results further, however, the full
 
scale simulation was run with the optimum set of parameters. Figure 3-14 shows a plot
 
of the probability of detection as a function of time for the case in which the input
 
bit rate is 100 bps, the sampling rate is 2000 samples/sec., the integration filter
 
bandwidth is 1000 Hz, the frequency step size is 500 Hz, the C/N is 24.5 dB, and the
 
bias is 1.08. As can be seen, the acquisition time for a 0.995 probability of detec­
tion is approximately 40 sec. This coincides quite well with the results shown in
 
Figure 3-10 which show an acquisition time of approximately 46 sec. for the same
 
choice of parameters. The median acquisition time is approximately 6.5 sec. which
 
again coincides well with the median value shown in Figure 3-10 of 7 sec. Based on
 
these results, an integration bandwidth of 1000 Hz is recommended for all data rates
 
from 100 bps up to 1000 bps. The performance is near optimum and the fixed bandwidth
 
simplifies the firmware.
 
3.2 TRACKING ALGORITHMS FOR DPSK AND FSK
 
As shown in the last section, the sequential acquisition algorithm determines the
 
center frequency of the received signal to within the ±1 kHz of the true signal fre­
quency. Before the data can be demodulated with any confidence, however, bit synch­
ronization (symbol sync) and frequency tracking must be obtained. There are basic­
ally two schools of thought on data-derived symbol synchronization and frequency
 
tracking. One school seeks to obtain time synchronization and tracking independently
 
of the data symbol sequence. The other uses the demodulated data to aid in the
 
tracking. Approaches belonging to the latter, known as decision directed (feedback)
 
techniques, generally outperform unaided tracking techniques provided that the data
 
demodulation can be performed with less than approximately a 10% error rate.
 
The approach taken in the hybrid receiver program is to initially track frequency
 
and bit timing independently of data feedback until frequency and timing errors are
 
within the pull-in range of the decision directed FLL and bit synchronizer loops, that
 
is,until the errors are small enough so that demodulation can take place reliably. In
 
the following sections, the coarse frequency tracking and coarse timing algorithms are
 
described for both DPSK and FSK data. Section 3.3 discusses the associated demodula­
tion algorithms and the decision directed tracking loops.
 
3.2.1 Coarse Frequency Tracking Algorithms
 
Without bit timing and decision feedback, it is not possible to filter the input
 
signal down to the data bandwidth to maximize the SNR into the frequency discriminator
 
without distorting the input signal.
 
The predetection lowpass filter must therefore be widened to encompass the fre­
quency uncertainty in the signal. At low signal levels, the additional noise forces
 
operation in the nonlinear range of the discriminator characteristic, where the click
 
noise phenomenon is a factor. The approach taken in the hybrid receiver is to operate
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the frequency discriminator at a high rate and utilize post-detection integration to
 
reduce the variance in the frequency estimate.
 
Coarse Frequency Tracking for DPSK
 
The coarse frequency tracking loop features a digital discriminator based on the
 
following algorithm.
 
FK= QKIK1 - IKQK_1 = AKAK1 [sine K cose K-1 - coseK sineK-1] 
= 
AKAK-1 sin(BK - K 1)
 
AKAKI sin(AOK)
 
where
 
IK = h sample of the inphase lowpass component of the signal
 
QK = Kth sample of the quadrature lowpass component of the signal
 
" 
AK = amplitude of signal component for the Kth sample
 
eK = signal phase
 
If the sampling rate is large enough that the change in phase 8K is small
 
(A K < 0.4 radians), then sin (AOK) z 6
 K z 6K"
 
With this algorithm, the true derivative of e(t) is approximated by the sin of a
 
first difference. This sin(x) discriminator characteristic is shown in Figure 3-15.
 
The frequency pull-in range is ±fs/2 Hz, where fs is the sampling rate. From the
 
DISCRIMINATOR 
WITH DATA WIPEOFF 
DISCRIMINATOR 
ZSIN(X) 
/ / 
FREQUENCY//
 
Figure 3-15. Sin(X) and Tan-I Discriminator Characteristics
 
with Data Wipeoff
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sampling theorem, the discriminator characteristic will be periodic in f Hz intervals
s 
and therefore the discriminator must be operated at a sample rate at least twice the 
largest (possible) frequency offset. 
For DPSK data, the sin(x) discriminator automatically wipes off the biphase modu­
lation, regenerating the suppressed carrier for tracking. This istrue for all samples 
except those at data bit transitions. At a bit transition, BK = 6K 1 + uoTs + -awhere 
Wo isthe radian carrier frequency and Ts the sampling interval. Therefore 
QK KI - IK&K_1 = AKAK-1 sin(eK - eK_1)
 
= AKAK-1 sin(woT s + 7T) 
= -AKAK-1 sin(woTS)
 
-AKAK 1 o0Ts
 
Elsewhere, 0K = 8K-1 + w0Ts and so 
QKIK-1 - IKQK-1 = AKAK-1 sin (oTS) 
(3.1)
 
AKAK-1 oTs
 
The sin(x) discriminator produces a signal proportional to the frequency offset
 
Wo (for small offsets) except for samples occurring at the data bit transitions, where
 
the sign of the error signal isreversed. However, since the discriminator isoperated
 
at several times the data rate (typically at 8 kHz), the relative frequency of occur­
rence of this sign reversal issmall (one out of 16 on the average at 1000 bits/sec
 
data rate) and ittherefore has minimal effect on the coarse frequency tracking
 
algorithm.
 
An alternative discriminator implementation makes use of the arctangent operation
 
and results ina linear error characteristic (see Figure 3-15).
 
tan 1 [QK-1]I26K 2 0oK - K-) 2(an F'[1LTKI - -1] MOD 
2TT
 
:2 w0Ts
 
The factor of 2 in the equation above wipes off the biphase modulation. Italso, however,
 
has the disadvantage of reducing the pull-in range by a factor of 2. If both the sin(x)
 
and tan -l discriminator are operated at the same rate, their closed loop performance are
 
nearly the same (except for pull-in range). The sin(x) discriminator was chosen for the
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hybrid receiver program since itis more computationally efficient, eliminating the
 
need for a division (/I and the requirement to resolve a 27rambiguity in the change
 
in phase (tan- EQK/IK] - tan' EQK_1/IK_1]). In addition, its wider pull-in range
 
minimizes the possibility of locking onto a signal sidelobe rather than the main lobe.
 
The output of the sin(x) discriminator is averaged in a lowpass filter and the
 
result used to generate a tuning command to a numerically controlled oscillator (NCO).
 
The frequency tracking loop analytical model is shown in Figure 3-16, and its equiva­
lent loop (baseband) model in Figure 3-17. In order to track a frequency ramp with
 
zero steady state error, the loop filter F(s) must be at least second order, for
 
example, of the form
 
F(s) a + b 
where s is the Laplacian operator. The equivalent digital loop filter is obtained by
I 1_
 
performing the transformation -. 1 where a pure integrator is replaced by a
 
s 1-Z-1'
 
running sum (Z is the Z-transform operator)
 
F(Z) = - I(a + b-
The block diagram of the digital FLL for the coarse frequency tracking of DPSK data is
 
shown in Figure 3-18.
 
Coarse Frequency Tracking for FSK
 
Frequency tracking for continuous phase frequency shift keying (CPFSK) is identi­
cal to that used for DPSK. CPFSK refers to an FSK modulation scheme in which the phase
 
is constrained to be continuous during a bit transition. The signal is constructed
 
such that the two signal frequencies are located ws/2w Hz away from the carrier,
 
12 Asin 1(It) + n(t) FILTER RQLO 
f2sin 02(t)l 
Figure 3-16. Frequency Tracking Loop Analytical Model
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where tns h/TrTB; h is the deviation ratio, and TB the data bit duration. In partic­
ular, the lowpass inphase and quadrature components of the CPFSK signal are given by
 
Ik = Ak cos(4k)
 
Qk = Ak sin( k)
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where the signal phase *k is defined by the recursive definition
 
Ok = @k-1 + (dks+wo) Ts (3.2) 
for
 
o carrier radian frequency offset
 
Ws =radian frequency separation between signal frequencies and carrier
 
dk information data bit (±1)
 
Ts = sampling interval
 
Ak signal amplitude
 
The sin(x) discriminator output for a CPFSK signal is therefore given by
 
Fk = Qklk-l - IkQk- (3.3)
 
= AkAki sin[(dkWs+o)T
s]
 
For small carrier offsets cos(oTs) 1 and sin(o Ts w
) moTs, and therefore
 
Fk = AkAk I [sin(dkwsTs)cos(woTs) + cos(dkwsTs)sin(o Ts)]
 
AkAk-1dksin(sTs) + [AkAk- cos(sTs )]woTs
 
Since Fk is averaged through the lowpass FLL filter, for random data (probability of
 
=
dk = I equals probability of dk -1)the first term in the equation above goes to
 
zero. The closed frequency tracking loop therefore will track the average value of Fk'
 
the suppressed carrier midway between the two FSK signal frequencies
 
<Fk> Z[AkAklcos(msTs)]wTs 
A block diagram of the FSK tracking loop for coarse frequency tracking is shown in
 
Figure 3-19.
 
3.2.2 Coarse Bit Timing Algorithms
 
Coarse bit timing is obtained independently of the data symbol sequence (that is,
 
no data feedback is used). However, since sync is derived from the transmitted data,
 
some minimum number of transitions in the data sequence is,necessary before sync can
 
be obtained successfully. This is because sync information is derived from changes in
 
phase (for DPSK) or frequency (inFSK) which occur only at bit transitions. Again,
 
the approach taken in the hybrid receiver was to incorporate similar algorithms for
 
the different signal modulation formats for computational efficiency.
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Coarse Bit Timing for DPSK 
In differential encoding, information to be transmitted is represented in terms 
of changes between successive data symbols rather than the symbols itself. Let 
Si(t) = A sin( 0t + y represent the signal transmitted in the ith transmission inter­
val (i-i).T B : t !siT8.* For DPSK, the signal phase in the ith interval is related to 
the phase in the previous interval by Oi = i or =i~ + 7t depending on whether 
there is a data bit transition. 
The received inphase and quadrature lowpass sampled signals are given by
 
IK= AKcos (wjKT + K 
(3.4) 
QK= AK sin (w0KTS + 
where
 
=signal phase
 
W= signal frequency offset
 
AK = signal amplitude
 
Ts sampling interval
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Suppose the computation XK = IKIK-i + QKQK-1 is performed. Then from (3.4) 
XK = AKAK1 cos(woKT s + 'K) cos(Wo(K-1)Ts + K-1) 
+ AKAK_1 sin(woKTs + cK) sin(co(K-1)Ts + K_I ) 
XK = AKAK-1 cos(o 0T + 'PK -K-1 	 (3.5) 
Since the data-has been differentially phase encoded, 4 K t K-l only when samples K 
and K-1 straddle a bit transition. This is shown in Figure 3-20 (for (o = 0). If the 
amplitude of the received signal is slowly varying (AK = AK-1 = A) then the average 
signal component of Xk will be given by 
-A2 cos( Ts) At bit transitions
 
k A' cos (oTs) Elsewhere
 
I(t
 
Acos 4E:t
 
t 
Asin 0 
F] 
ERROR
 
SIGNAL X(t) 
A2 
Figure 3-20. 	Coarse Bit Timing Example
 
for DPSK Data
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Where <-> is the expectation operator. For small frequency tracking errors,
 
cos(mOT) = 1 and coarse bit timing can therefore be obtained by averaging corresponding
 
values of Xk sampled at multiples of the bit rate. A block diagram of the coarse sync
 
algorithm for DPSI is shown in Figure 3-18. For coarse timing accurate to 1/16th the
 
bit interval TB (degradation of z 0.6 dB), eight summers are used, where the sampling
 
interval T TB/8 . For example, at the 1000 bps data rate (TB = 1 msec), Xk ( and
 
therefore Ik and Qk) should be sampled at an 8 kHz rate. The register with the smallest
 
output corresponds to the sample time closest to a bit transition. Note that since, on
 
average, half as many O's as l's are transmitted, then
 
0 At bit transitions
 
A2N coS( Ts) Elsewhere
 
where N is the number of bit intervals over which the sums Sk are computed. N should
 
therefore be chosen such that the sum Sk corresponding to the true sync position (that
 
is, that Sk = min So, Sl,..., S7) is chosen with high probability. An approximate
 
formula for the probability of.selecting the true coarse sync position is given by
 
F RCC / 2 cos(w0TS) 
psync Fo o
-E 
 2 

oR ­where 

C/No = carrier-to-noise density
 
N = number of bits
 
TB = bit time interval
 
Ts = sampling interval (= Tb/B)
 
Wo = FLL tracking error
 
and ERFC(x), the complementary error function is given by
 
ERFC(x) =f exp(-y2/2)dy
 
x
 
Psync is plotted in Figure 3-21 for a carrier-to-noise density ratio of 24.5 dB
 
at the 100 bps data rate (or proportionately larger at the higher data rates) for
 
static frequency tracking errors equal to 0 Hz, half the date rate (woTB = 7r), and the
 
data rate (o0TB = 27r). A suitable value for N is 50 bits. Simulation results have 
indicated that coarse timing sync will typically be obtained before fine frequency
 
acquisition.
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Figure 3-21. Probability of False Sync as a Function
 
of Carrier Frequency Offset
 
Coarse Bit Timing for FSK
 
The coarse bit timing algorithm is similar to that for DPSK except that timing
 
is derived from the discriminator output. Again assuming that the modulation is
 
CPFSK, from (3.3), the discriminator output is
 
Fk = AkAk_1 in[(dks+ )T I 
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Since Fk is an NRZ signal, coarse bit timing can be obtained by differentiating Fk.
 
Approximating the ideal differentiator by a first difference
 
Xk 
 Fk 
- k-1
 
0 No transition
 
Xk = dk d k-I
 
A k A k-ldk([sin(-ws+wo)T-sin[( o)Ts-) Bit transition
 
dk 
= dki
 
Xk is nonzero only at bit transitions. Therefore, bit timing is obtained by averaging
 
corresponding values of Xk sampled at the data rate. This coarse timing algorithm is
 
shown in Figure 3-19. The coarse sync algorithm consists of forming L running sums
 
each offset by a sample time Ts from the previous
 
N-i
 
S% = E IK(2Ts + nTB)I for Z = 0, 1,,..,L 
n=O 
where L equals the number of samples in a data bit duration TB
, 
and N the number of
 
bit intervals in the running sums. A suitable value for N is 50 bits, which corre­
sponds to 0.5 sec for the 100 bps data rate. Unlike the DPSK algorithm, the correct
 
coarse sync position is taken to be that which corresponds to the largest sum S. rather
 
than the smallest.
 
3.3 DEMODULATION ALGORITHMS
 
Once coarse frequency and bit timing have been acquired, data demodulation can take
 
place, The selected demodulation algorithms were chosen to minimize processing complex­
ity. Once demodulation begins, the detected data is used to improve frequency tracking
 
and bit timing performance. Those decision directed algorithms are also described
 
in this section.
 
3.3.1 DPSK Demodulation and Decision Directed Tracking
 
The DPSK demodulation algorithm is shown in Figure 3-22. The filtered inphase
 
and quadrature inputs are integrated for a bit time and the differential phase between
 
successive bit samples obtained by performing the operation
 
X(KTB) = I(KTB)I((K-i)TB) + Q(KTB)Q((K-i)TB) 
where
 
I(KTB) = inphase lowpass component of the signal at time kTB
 
Q(kTB) = quadrature lowpass component of the signal at time kTB
 
TB = data bit duration 
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Figure 3-22. Decision Directed Tracking and Demodulation
 
DSTTL SYNCHRONIZER 	
-]OTHERWIS;E 
- (ONTM)0I OC G 
of DPSK Data 
Substituting ICKTB) = AKCOSGoKTB + dK) and QK AKsin(toKTB + dK) 
X(KTB) A AKAK os+ [(dK - K1) + 
where AK and dK are the signal amplitude and phase for the Kth data bit respectively,
 
and mo the frequency tracking error (assumed to be static across a bit time). For
 
small tracking errors (ioTB 0 )
 
XK 	 AKAK-i for dK =dKi
 
Kfor dK dK
 1 + 
The differential phase between successive bit samples is obtained by passing XK through 
a threshold device (asign detector). 
An AFC correction signal is derived by performing the computation 
FK = Q(KTB)I((K - i)T8) - I(KTB)Q((K - 1)TB) 
=AKAK_1 sin [(dK - dKl) + oB 
AKAK_ sin oTB) for dK 
-AKAK_ sin(foTB) for dK = dK + 
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For small frequency errors, sin(%oTB) z woTB, the correction signal FK is proportional
 
to the carrier frequency offset. The sign of FK
, 
however, is dependent on the differ­
ential phase 4K = dK - dKl. For proper loop operation, FK is inverted if XK < 0; that
 
is,when a bit transition is detected (see Figure 3-22). The resulting error signal is
 
then lowpass filtered as before, and the output used to tune the NCO. Unlike the coarse
 
frequency tracking algorithm described in Section 3.2.1 for which the uncertainty
 
range in the carrier frequency was large, once decision directed tracking and demodu­
lation take place reliably, the NCO command word need only be updated at the data rate
 
-(every TB sec).
 
In a similar manner, it is possible to incorporate data feedback to further resolve
 
bit timing to drive the steady state timing error to zero. This is the subject of the
 
next section.
 
Data Transition Tracking Loop (DTTL) Bit Synchronizer for DPSK
 
The fine bit timing algorithm used in the hybrid receiver is a DTTL bit synchronizer
 
shown in Figure 3-22. The input signal is processed through inphase and quadrature
 
integrate and dump filters as before except that lowpass outputs sampled at mid-bit are
 
also needed. A timing error signal, EK, is derived by performing
 
EK = I(KTB)I(KTB - TB/2) + Q(KTB) Q(KTB - TB12 ) 
where I(KTB) and I(KT8 - TB12) are the inphase lowpass outputs sampled at the bit time 
and previous mid-bit, respectively.* Then assuming that the tracking error is small, 
for small timing errors, the error signal can be shown to be given by 
(A2 
 for dK = dKl No bit transition 
EK= 2A=~ f 
2A2 T for dK = dK 1 + I Bit transition 
where A is the amplitude of the input signal and T the sync timing error (ITj << TB).
 
At data bit transitions, an error signal is produced with amplitude proportional to
 
the timing offset. For an early sync condition, T > 0 and therefore EK > 0. For late
 
conditions, T < 0 and EK < 0. -For proper loop operation, the timing error signal EK
 
is gated on only at bit transitions (XK < 0) and off when no transitions are detected.
 
=
The resulting error signal eK 4 EKJK 0JK = 1 for XK >0; JK 0 for XK < 0) is
 
digitally filtered with the resulting output used to advance (early) or retard (late)
 
the A/D sampling clock by one sample time. A convenient digital filter which is
 
*Computationally I(KT ) and I(KTB - TB/2) can be obtained from an integrating filter
 
with dump rate at twice the bit rate. The appropriate integrator outputs are then
 
combined.
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relatively insensitive to variations in the input amplitude signal is shown in
 
Figure 3-22. eK is averaged over 50 bit transitions and compared to the previous
 
average. The A/D sampling clock is changed only if the average timing sync error is
 
increasing. Examples of the appropriate waveforms in the loop for a typical input
 
sequence under early and late conditions are shown in Figures 3-23 and 3-24.
 
If 	 i t 
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Figure 3-23. 	DTTL Bit Synchronization for DPSK Data.
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Figure 3-24. 	DTTL Bit Synchronization for DPSK Data. 
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3.3.2 FSK Demodulation and Decision Directed Tracking
 
The demodulation algorithm of CPFSK data is shown in Figure 3-25. The signal is
 
processed through lowpass filters wide enough to pass the signal frequencies, and
 
frequency discriminated at the 8 kHz sampling rate. From (3.3), the discriminator
 
output of the signal component is given by
 
X(kTs) Q(kTs) 1((k-1)T s) - I(kTs)Q((k-l)Ts) 
(3.6) 
= AkAk- sin [(dkms+wo)Ts ] 
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Figure 3-25. Decision Directed Tracking and
 Demodulation of FSK Data
 
with respect to the signal frequency
For small carrier frequency offsets mo
 
deviations m
 
X(kT s) d'kAkAklsin~osTs)
 
) over a bit duration TB
The information data bit dk is detected by integrating X(kTs

and passing this sumIYkIthrough a threshold device (sign detector). The number of
 
the ratio of the bit duration to sampling
samples in the sum is given by TB/Ts , 

interval.
 
An AFC signal is obtained by subtracting a bias signal from Yk corresponding to
 
is zero. The appropriate frequency
the expected value of Yk when the carrier offset mo
 
error signal Fk is given by
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Fk = Yk - dK <1YK1>
 
= (TBAkAk sin [(dks+uo)Ts])- dK(-+AkAk- 1 sin(wsTs)) 
TB 
=TB kAk.l [dk(sin(wsTs) cos(woTs) - sin(sT )) + cos(wsTs) sin(oTs)JTo- k ss 0s s s s s 0as
 
Assuming that the data bit dk (±1) is correctly demodulated and that woTs is small enough
 
such that cos(w Ts) = 1 and sin(w Ts)= joT s, then the correction signal Fk is propor­
tional to the frequency offset wo. As before, Fk is lowpass filtered and the loop
 
filter output used to generate an NCO tuning command. In practice the signal ampli­
tude Ak and therefore the bias signal is not known a priori. An estimate of the mag­
nitude of the required bias can be obtained, however, by averaging JYkI across a
 
number of previous bits. This is shown in Figure 3-25. The proper sign of the bias
 
signal is obtained by feeding back the detected data symbol.
 
A DTTL bit synchronization algorithm is used to resolve bit timing to less than
 
1/16th of a bit duration. If the inphase and quadrature noise components are indepen­
dent and zero mean, then from (3.6), the noise component out of the frequency discrim­
inator will also be zero mean. Fine bit timing can be obtained by integrating the
 
discriminator output Xk for a bit duration across bit transitions. This error signal
 
is given by
 
Ek = (--+t)dk-l A2sin(rwTs) + (T-)dk A2sin(wT) 
2T sln s s d 2Tdk 

bA2sinilsTs) (dk+dkl + TfA sin(csTs)(dk-dk-1)] 
where
 
A = signal amplitude (assumed to be constant) 
dk the kth data information bit
 
TB data bit duration
 
Ts = sampling interval
 
W= signal radian frequency deviation
 
T= sync timing error'
 
When the integration is performed across a bit transition (dk = -dk-1 the first term
 
in the equation above goes to zero, and the error signal becomes
 
2
Ek = Tdk[2A sin(wsTs)]
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Ek is proportional to the timing'error T. For proper loop operation, the appropriate
 
timing error signal ek is obtained by multiplying Ek by a transition detector signal
 
Jk = (ak-ak-1)/2' whereak is the kth detected data bit. This operation.ignores Ek
 
when there is no data bit transition and determines proper sign of the error when there
 
is a transition. Therefore, when the data bits are correctly demodulated
 
(dk ak'dk_1 = ak-I)
 
S0 No transition 
tk kEk dk=dk-

)]  T[Asin( s	 Bit transition 
dk = k-1 
As in the DPSK algorithm, ek is digitally filtered with the output of the filter used
 
to advance (t<0) 	or retard (T>O) the A/D sampling clock (see Figure 3-25).
 
3.4 SIMULATION RESULTS FOR DPSK AND FSK DEMODULATION
 
The DPSK and FSK demodulation and tracking algorithms shown in Figures 3-22
 
and 3-25 were simulated on a digital computer. A 5-pole Chebyshev digital filter was
 
designed to approximate the required analog IF filter. A typical frequency tracking
 
response is shown in Figure 3-26 for 100 bps DPSK data with C/N0 equal to 24.5 dB-Hz
 
and-worst case doppler of 50 Hz/sec. The one-sided loop bandwidth of the FLL (3 Hz)
 
was selected to accommodate both dynamic tracking and rms frequency errors. In Fig­
ure 3-27, a fine frequency acquisition and tracking response is shown for 1000 bps DPSK
 
data where an initial 200 Hz carrier offset has been assumed. For this simulation,
 
demodulation was started after 3 seconds of coarse frequency tracking, Figure 3-28
 
shows the response for 100 bps DPSK where an initial offset of 1000 Hz and a doppler
 
rate of 40 Hz/sec have been assumed. Here demodulation was started after 2 seconds
 
of coarse frequency tracking. Note that once bit timing is obtained and data directed
 
frequency tracking starts up, the rms frequency jitter decreases substantially. A
 
summary of the frequency tracking simulation is given in Table 3-4.
 
the bit error probability (Pe) performance for ideal differentially coherent
 
detection of.differentially encoded PSK is given by
 
Pe(DPSK) = 0.5 exp (-Eb/No)
 
where EbN o is the energy per bit to noise density ratio. This equation-is plotted in
 
Figure 3-29. A summary of the simulation results are given in Tables 3-5,and 3-6 for
 
100 and 1000 bps DPSK demodulation.
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Figure 3-28. 	Coarse Frequency Tracking Followed by Decision
 
Directed Tracking - 100 bps
 
Table 3-4. 
Summary of Frequency Tracking Simulation
 
Data Rate
 
Parameter 
 100 Nz 
 100o Hz
 
C/N operating point (dB) 
 24.5 
 34.5
 
One sided loop bandwidth (Hz) 3
3 

RMS frequency error (Hz) at C/N 
 3.5 

operating point 	 4.5
 0 
RMS frequency 	error (Hz) at 20 d8 
 0.2 
 0.2

above C/N operating point
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Table 3-5. 1000 BPS DPSK 50 Hz/sec Doppler
 
PE
 
Measured
C/N0 Eb/No Theory (500 bit samples)
 
32.0 dB 2.0 dB 0.102 0.121
 
33.0 3.0 0.0680 0.082
 
34.5 4.5 0.0299 0.038
 
36.0 6.0 0.0093 0.014
 
Table 3-6. 100 BPS DPSK 50 Hz/sec Doppler
 
PE
 
Measured
 
C/N0 Eb/N ° (500 bit samples)
0Theory 

24.5 4.5 0.0299 0.040
 
26.0 6.0 0.0093 0.004
 
The DPSK demodulation results under a worst case 50 Hz/sec doppler rate are less than
 
0.5 dB from theory.
 
The bit error probability performance of discriminator detection of continuous 
phase FSKis a function of BT, the product of the predetection bandwidth B and the 
bit duration TB
,
and the peak-to-peak frequency deviation (hTB). Experimental measure­
ments* of the probability of error for BTB = 1 and deviation h = 0.71 are shown in 
Figure 3-30. At these parameters performance for discriminator detection falls between 
the noncoherent and coherent detection of FSK. The FSK demodulation algorithm shown 
in Figure 3-25 was simulated on a digital computer. The simulation results are sum­
marized in Table 3-7 for the 1000 bps case. The deviation ratio (h)was taken to
 
be 0.71. The simulated results are approximately 0.5 dB from that which was predicted.
 
*P.D. Shaft, "Error Rate of PCM-FM Using Discriminator Detection," IEEE Trans on Space
 
Electronics and Telemetry, December 1963, pp. 131-137.
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Table 3-7. 1000 bps FSK 50 Hz/sec Doppler
 
C/N0 Eb/No PE 
33.0 dB 3.0 dB 0.183
 
34.5 4.5 0.126 
36.0 6.0 0.075 
40.0 10.0 0.005 
C: Il.. kkk I 
.i :: : ;, J; EXERMETAL DISCRIMIN [ION + 
IZ~j--- DETECTION PERFORMANCE 
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WHHH 
B/ ONONCOHEREB)FSK: 
CD ' COHERENT FSK 
=100e3-0 CPFSKBPeromneoSicimntrDtcino
zFiue-000 BPerCForacSfDsciiaoKeecino PS 
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4. RECEIVER CHARACTERISTICS
 
This section presents the mechanical configuration selected for the receiver and
 
a preliminary set of interfaces for its operation and control. The reliability
 
analysis has been completed and a method suggested for meeting the mission require­
ments. The receiver's reliability, radiation, and power consumption requirements
 
greatly influenced the choice of components.
 
4.1 MECHANICAL LAYOUT
 
Figure 4-1 presents the mechanical layout suggested for the receiver and sum­
marizes the receiver's other features. The layout is based on TRW's "standard slice"
 
concept for high reliability spacecraft applications and combines two totally inde­
pendent receivers into a single package. This fully redundant approach provides the
 
simplest method of meeting the mission reliability requirements. Each individual
 
receiver consists of three slices, one carrying RF/IF components, one carrying the
 
microprocessor, and one for the A/D, sample and hold, NCO, and timing.
 
By grouping functions into slices, the process of detailed layout, assembly, and
 
test is substantially simplified. Since each slice tends to contain a specific type
 
of circuitry, measures to provide shielding and isolation, to protect against shock,
 
vibration, EMI/EMC, etc., can be effectively tailored to that particular slice's needs.
 
The layout of the RF/IF slice is presented in Figure 4-2. This reflects the
 
specialized needs of high frequency analog circuits as it consists of a number of
 
individual cavities into which previously developed and tested assemblies are mounted.
 
The cavities provide isolation between stages to reduce the possibility of instability
 
and spurious response. Provisions have also been made for the mounting of EMI/EMC
 
filters'on the input power and output status lines.
 
An additional advantage which should not be overlooked is that new technology
 
which would improve the receiver's performance can be incorporated into the receiver
 
at the slice level.
 
4.2 RELIABILITY
 
A reliability analysis of the receiver design was performed based on the assump­
tion that a typical mission would consist of 7-1/2 years in an unpowered state,
 
followed by 6 months of operation at an effective operating temperature of 300
 
ambient. Failure rates were taken from MIL-HDBK-217B with rates for TRW LSI taken
 
from TRW history and test data or from projections based upon similar parts previously
 
produced.
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Figure 4-2. RF/IF Slice
 
The analysis used the following part reliability levels:
 
9 Passive parts - ERMIL level P minimum
 
level R or S for most parts
 
& Transistors and diodes - JANTXV
 
* SSI/MSI/memories - MIL-M-38510/MIL-STD-883 Class A where available,
 
otherwise Class B
 
* TRW LSI - Full TRW reliability controls (Class B+)
 
For purposes of simplifying the analysis, the receiver was subdivided into three 
major portions: the front end, the digital system, and the frequency generator. A 
failure rate was then computed for each portion. These were then summled and an 
overall probability of mission success computed. Figures 4-3, 4-4, and 4-5 show 
the functions association with each portion while Tables 4-1, 4-2, and 4-3 present
 
the corresponding failure rate calculations. In Table 4-2, the failure rates for
 
the harmonic generator and Ist LO chain crystal filter was based on a simplification
 
of the harmonic generator used on the FLTSATCOM spacecraft and the use of a plug-in
 
board assembly which would contain a bandpass filter to limit the number of harmonics
 
reaching the mixer. P7 in Tables 4-1 and 4-2 denotes a classified program.
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Table 4-1. A RF Section Failure Rate Summary 
Assembly 
Reliability 
Data Source 
Failure &ate 
xper 10 hrs 
Qty 
n XN 
Input bandpass filter Wavecom 0.025 1 0.0250 
Preamplifier P7 0.0494 2 0.0988 
Mixer P7, Space shuttle 0.084 2 0.1680 
IF amplifier P7, Space shuttle 0.0151 3 0.0453 
Ist IF BPF P7 0.100 1 0.1000 
2nd IF Xtal filter Space shuttle 0.150 1 0.1500 
0.5871 total 
Table 4-2. Frequency Generator Failure Rate Summary 
Reliability Failure Rate Qty 
Assembly Data Source xper 106 hrs N xN 
TCXO Space Shuttle 0.0826 1 0.0826 
Multipliers/dividers FLTSATCOM 0.1058 7 0.7386 
(x5, 3,+5,+32) 
X2 multiplier FLTSATCOM 0.1338 1 0.1338 
Harmonic generator FLTSATCOM adapt 0.251 1 0.251 
Plug-in BPF board FLTSATCOM adapt 0.1858 1 0.1858 
Mixer Space Shuttle 0.084 2 0.1680 
Xtal filter Space Shuttle 0.150 2 0.3000 
31 MHz amplifier P7 0.0151 1 0.0151 
1.8749 total 
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Table 4-3. Digital System Failure Rate Summary
 
Assembly Component 
Sample and hold 
Linear amplifiers 
Discretes 
A/D and Interfaces 
A/D converter (TRW ADC-4) 
SSI and discretes 
NCO 
SSI/MSI 
D/A converter (DAC-08) 
Digital processor 
LSI (TRW MPY-8A) 
RAM's 
PROM's 
SS/MSI 
Qty 
N 
Failure Rate 
NN 
3 
13 
0.062 
0.086 
0.148 
1 
9 
0.500 
0.021 
0.521 
17 
1 
0.205 
0.160 
0.365 
1 
2 
3 
49 
0.500 
0.038 
1.005 
0.436 
0.979 
3.013 total 
Figure 4-6 presents the configuration of a single receiver. The reliability
 
calculations shown project a reliability figure of 0.941 which is below the required
 
0.98. The simplest redundant configuration was then analyzed. Figure 4-7 presents
 
the proposed redundant configuration and the reliability calculations which estab­
lished a reliability figure of 0.997. On the basis-of this figure, a physical
 
package consisting of two independent receivers was developed.
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= 
__ 
1.8749 TOTAL =a.476x106 
ACTIVE OPERATION (6 MONTHS = 4380 HOURS)
 
RA exp [-4380 x 5.476 x 10-6
 
= 0.974
 
STANDBY (7 1/2 YEARS = 65,700 HOURS
 
RA 
RS = exp [-65,700 x 5.475 x 10-7 ] 
RS = 0.965 
OVERALL RELIABILITY
 
RMISSION RARS
 
= (0.974)(0.965) 
0.941 
Figure 4-6. 	 Receiver Reliability Calculations
 
X= 5.75 
* 	DUTY CYCLE
 
d = 0.5/8 = 0.0625
 
* 	ACTIVE FAILURE RATE
 
A -475 x 106
 
* STANDBY FAILURE RATE 
0 7 
,s5A75 x 
* EFFECTIVE FAILURE RATE 
Xe = Xa(d) + t,1 -)
 
Xe = 0.859 x 10­
* OVERALL RELIABILITY 
RMSO 	 [e xp(-XeT)] [1 +-xAk [1 -exp(-XsT -XswT)] 
T = 8 YEARS = 70,800 HRS 
= RMISSION (0.941)(1 + (1.386)(0.043)) 
= 0.997 
Figure 4-7. 	 Redundant Receiver Reliability
 
Calculations
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4.3 	 INTERFACES
 
A preliminary list of the receiver's interfaces has been compiled and is presented
 
in Table 4-4. Table 4-5 presents the list of commands envisioned for operational
 
control of the receiver. Note that this command list allows the acquisition search to
 
be restricted to as little as 20 kHz. Thus, if sufficient forehand knowledge of the doppler
 
offset is available, itmay be used to significantly reduce acquisition time. These
 
tables should be considered typical but not performance limiting.
 
INPUTS 	 Table 4-4. Hybrid Receiver Interfaces
 
Name 	 Form 

RF Input 	 Analog 

DC power 	 Analog 

On/off control 	 Digital, 1-bit 

TTL compatible
 
Operational 	 Digital, 8-bit 

Parallel format 

TTL compatible 

OUTPUTS
 
Demodulated Digital, 8-bit 

data Parallel format 

TTL compatible 

Receiver Digital, 8-bit 

status parallel format 

TTL compatible 

Buffered TCXU 	 TBD 

Temperature Analog 

TLM 

Current TLM 	 Analog 

Radio science Digital, 8-bit 

data parallel format 

TTL compatible 

Comments
 
502 	input impedance, 1.5:1 Max VSWR
 
at operating frequency ±80 kHz, -10
 
dBm max input level without receiver
 
damage
 
12 V at 172 mA, 5 V at 1845 mA, -7 V
 
at 41 mA, -12 V at 15 mA, -5V at 5 mA
 
Commands the receiver on and off
 
Selects modulation type and bit rate,
 
controls operational mode
 
(acquisition/track), 	defines
 
acquisition search range and radio
 
science parameters
 
One data bit per byte, 8-bit format
 
allows for soft decision detection if
 
desired lated
 
Indicates receiver mode: standby,
 
acquiring, pull-in, locked. Uses same
 
output port as radio science data
 
19.2 	MHz signal from rcvr TCXO
 
TLM voltage derived for rcvr internal
 
temperature, exact format is TBD
 
One output for each input voltage is
 
supplied,-exact format is TBD
 
Serial byte format. First byte
 
indicates type of measurement, inte­
gration time, and number of date
 
bytes to follow (32 max). Data bytes
 
are transmitted in order beginning
 
with the MSB.
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Function 

No-op 

Standby 

Initiate coarse 

acquisition
 
(wide sweep range) 

Initiate coarse 

acquisition
 
(fine sweep range) 

Initiate fine 

acquisition 

(pull-in) 

Demodulate 

and track 

Set demodulator 

type and bit rate 

Initiate radio 

science measure-

ments= 

Table 4-5. Operational Control Commands
 
Representation
 
3-3-2 Bits Comments
 
0 0 0
 
7 0 0 Places receiver in idle condition
 
1 0 A Field "A"selects sweep range
 
A 	= 0 indicates ±80 kHz sweep
 
= 1 indicates 0 to +80 kHz
 
= 2 indicates 0 to -80 kHz
 
= 	3 indicates -40 to +40 kHz
 
1 B 0 Field "B"selects sweep range
 
B = 0 indicates ±80 kHz sweep
 
= I indicates -20 to +20 kHz 
= 2 indicates 0 to -20 kHz 
= 3 indicates 0 to +20 kHz 
= 	4 indicates 0 to -40 kHz 
5 indicates 0 to +40 kHz 
= 6 indicates -80 to -40 kHz 
= 7 indicates +40 to +80 kHz 
3 0 0
 
Optional - backup
 
command
 
5 0 0 	 Optional - backup
 
command 
2 A B Field "A"selects data rate 
A = 0 indicates 100 bps
= 0 indicates 200 bps 
= 2 indicates 400 bps 
= 3 indicates 1000 bps 
Field "B"selects demodulator type
 
B	= 0 indicates type 1 
= 3 indicates type 2 
4 A B Field "A"selects integration time
 
A = 0 indicates 1 sec
 
1 indicates 2 sec
 
= 	2 indicates 4 sec 
= 3 indicates 8 sec 
= 4 indicates 16 sec 
= 5 indicates 32 sec 
= 	6 indicates 64 sec 
Field "B"selects measurement type
 
B 	= 0 indicates pwr measurement 
= 3 indicates freq measurement 
= 1 or 2 indicates both 
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4.4 COMPONENT SELECTION
 
The selection process for the major receiver components was based on criteria:
 
* Reliability
 
a Performance
 
a Power consumption
 
e Radiation hardness.
 
Of these, reliability had to be the dominant consideration if the mission reliability
 
requirement was to be met without excessive redundancy. Section 4.2 presented, the
 
minimum reliability levels required for passive and active components in this applica­
tion. It is noteworthy that the reliability analysis which assumed the use of high­
reliability parts throughout concluded that two receivers are necessary to meet the
 
mission requirement.
 
The remaining three factors must be traded off to determine if a component
 
(or family of components) is to be preferred over another. The tradeoffs associated
 
with the major component groups (LSI/MSI, A/D and D/A converters, active RF components,
 
operational amplifiers, and analog switches) are discussed in the following sections.
 
Table 4-6 presents a complete list of all active components used in the receiver.
 
4.4.1 Digital LSI/MSI
 
Investigations of the various logic families which might be used to construct the
 
digital processor, NCO, variable modulus divider, and timing circuits determined that
 
the low power Schottky TTL and radiation hardened CMOS families were the most attrac­
tive. Low power Schottky TTL was the final choice. The selection process sbecifi­
cally concentrated on "families" rather than individual devices except in the most
 
specialized of applications. This was done to assure uniformity in such practical
 
considerations as supply voltages and logic levels,
 
Low power consumption was the primary reason for considering CMOS logic. A fairly
 
extensive family bf devices (the 4000 series) capable of operating over the military
 
temperature range is available. Many of these are qualified to MIL-STD-883. Standard
 
CMOS devices, however, are very susceptible to radiation damage and thus extensive
 
radiation shield would be required.
 
RCA, one of the major manufactures of CMOS, was contacted to determine the
 
current and projected status of CMOS relative to radiation. RCA is currently pro­
ducing CMOS which is guaranteed to lOOK rad (Si). A very limited group of devices
 
tested on a wafer basis to 150K rad (Si) is also being supplied to JPL. RCA projects
 
that a large number of the 4000 series devices guaranteed to 500K rad (Si) will be
 
available within the next 2 years.
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Table 4-6. Active Parts List
 
Power Total MIL MIL
 
Part Designator Unit Number Power 38510 883 Comments
 
* Sample & hold with offset circuit
 
HA2520 120 mW 3 360- /
 
2N4856 	 360 mW 1 360 JANTXV
 
4 720 mW
 
* Numerically controlled oscillator
 
54LS377 100 mW 9 900
 
54LS83A 100 mW 6 600
 
54LS86 40 mW 2 80 /
 
DAC-08 33 1 33
 
18 1.613 W 
a A/D converter & interface 
TRW ADC-4(MOD) 200 mW 1 200 - - TRW reliability controls 
54LS05 
HP2810 
Bias network 
8 mW 
6 mW 
24 mW 
1 
8 
2 
8 
48 mW 
48 mW 
V 
N/A N/A 
12 304 mW 
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Table 4-6. (Continued)
 
Power Total MIL MIL
 
Part Designator Unit Number Power 38510 883 Coiments
 
a RF front end
 
HP35866 OPT 100 96 mW 2 192
 
HP35826 96 mW 2 192
 
HP21 60mW 2 120
 
Mc1590 180 mW 3 540
 
MC1590 120 mW 1 120 / Different biasing
 
MS175JE 120 2 240
 
FEI TCXO 120 mW 1 120 N/A N/A Nasa reliability specs
 
13 1.524W
 
* Frequency generator and variable modulus divider
 
54LS196 - 60 2- 120 / 
54LS30 3 1 3 V 
54LS197 60 2 120 
54LS113 20 3 60 / 
54LS20 4 1 4 
54S140 44 1 44 / 
MC10535 270 1 270 / 
54S00 75 1 75 / 
54LS163 130 1 130 
13 826
 
* Micro processor
 
25LS281 150 mW 2 300 
82S181 400 3 1200 
TRW NPY-8A 1800 1 1800 - - TRW reliability controls 
93L422 300 2 600 /
 
54LS298 100 14 1400 /
 
54LS163 100 4 400 V
 
54LS151 40 8 320
 
54LS174 100 1 100 /
 
54LSOO 8 4 32
 
54LS02 11 2 22 /
 
54LS04 12 4 48 /
 
54LS08 17 2 34 /
 
54LSlO 8 2 16 /
 
54LS86 32.5 2 65 /
 
54LS74 40 4 160
 
54 6.497W
 
11.484 receiver total
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CMOS logic was determined to be too slow for use in the NCO design with its
 
3.84 MHz clock rate. For instance, a 24-bit addition must be performed in less than
 
260 nsec. A 16-bit addition using CMOS requires more than 500 nsec even when the
 
logic is operated at a +10 V supply level. Similar problems were encountered when
 
application of CMOS to the microprocessor architecture was investigated. Thus the
 
ideas of using'CMOS digital logic was abandoned.
 
Conversely, low power Schottky (LS) TTL has more than adequate speed for all
 
the receiver's digital applications except the 96 MHz divide-by-3 process which
 
required a ECL device. LS TTL devices also exhibit excellent immunity to radiation
 
at the specified exposure levels.
 
The devices selected for use are primarily from the 54LSXXX family. All are
 
qualified to the full military temperature range and virtually all are available with
 
MIL-M-38510 certification. A number of specialized devices not found in the
 
54LSXXX family are required to complete the microprocessor design. These are off the
 
shelf items available from a number of manufacturers including TRW, AND, Signetics,
 
and Fairchild. All are radiation hard, meet the military temperature range, and are
 
available in high reliability versions.
 
Because of the extensive variety of devices in the 54LSXXX series and the
 
availability of specialized devices to fill other key roles, it was possible to achieve
 
a very efficient design whose overall power requirement was acceptable.
 
4.4.2 A/D and D/A Converters
 
Power consumption and radiation hardness were the primary factors in the se­
lection of the A/D converter. The combination of word size and sampling rate are
 
sufficiently modest that any one of a number of hi-rel devices is capable of meeting
 
these requirements.
 
The TRW ADC-4 was selected over the others, however, because it is a radiation
 
hardened, monolithic device specifically designed for spacecraft applications. In
 
its original form, the ADC-4 requires 800 mW of power which is slightly higher than
 
some of the commercial monolithics. Through discussions with the TRW LSI designers,
 
it was learned that this power figure could easily be reduced to under 200 mW by
 
merely changing sheet resistivity during chip fabrication. This change would have no
 
adverse effect upon the A/D's radiation hardness and performance when operating at
 
these rates.
 
The Precision Monolithics Model DAC-08 D/A converter was selected for use in the
 
NCO because it is a proven component which represents the best combination of per­
formance and power consumption presently available. The NCO design requires a D/A
 
with a settling time much faster than its 260 nsec clock time. The DAC-08's guaranteed
 
performance is 135 nsec at a power consumption of only 33 mW. For this reason, the
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DAC-08 is widely used in TRW's NCO designs and other D/A applications. Versions are
 
available qualified to MIL-STD-883 and the full military temperature range.
 
4.4.3 Active RF Components
 
With the exception of the L-band transistors, complete RF assemblies were se­
lected rather than individual RF components. In keeping with the requirements of the
 
Statement of Work, emphasis during design of the front end was placed upon making use
 
of proven, space qualified designs.
 
The only changes of active components for those originally used were in the I GHz
 
preamplifier and amplifier assemblies. Here a HP35866 option 100 is substituted for
 
the existing HP35821 and a HP35826 is substituted for the HP35822. The impact of
 
these changes is to provide better noise figure performance. Reliability and radia­
tion performance are unaffected as these are space qualified devices which use the
 
same bipolar fabrication techniques as the transistors they replaced.
 
4.4.4 Operational Amplifiers and Analog Switches
 
The design of the hybrid receiver has been especially tailored to make minimal
 
use of operational amplifiers and analog switches because of their notorious diffi-.
 
culities with radiation. Only the sample and hold circuit uses these devices. The
 
numbers involved (3op amps, 1 JFET switch) were so small that it was decided to use
 
the most radiation resistant devices available which were compatible with perfor­
mance requirements. On this basis, the Harris HA2520 operational amplifier and the
 
2N4856 JFET were selected. Both have acceptable radiation resistance and are rated
 
for the military temperature range. High reliability versions of both devices are
 
available and the power requirements for their use are acceptable.
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5. RADIO SCIENCE MISSION
 
A secondary function which the hybrid receiver is well suited to perform is that
 
of making precision signal power and doppler frequency measurements for radio science
 
purposes. The parameters to be measured (i.e., signal amplitude and frequency) are
 
already in digital form within the receiver's processor. Therefore, the process of
 
integration (smoothing) required to reduce the uncertainty of estimates due to noise
 
reduces directly to a straightforward mathematical operation. Only a fraction of the
 
processor's unused memory and excess processing speed is taken up by this operation.
 
Additionally, the smoothed estimates are in a form directly compatible with a digital
 
telemetry interface.
 
The desired levels of performance presented as design guidelines for the radio
 
science measurements and the estimated receiver capabilities are presented in Table 5-1.
 
5.1 SIGNAL POWER MEASUREMENT
 
The impact of the signal power measurement requirements upon the receiver design
 
is minimal. This is because the sequential detection algorithm used during signal
 
acquisition already demands high resolution noise power estimates. A high measure of
 
gain stability has also been incorporated into the front end to minimize noise figure
 
variations. Thus, many of the features which contribute to accurate signal power
 
estimates already are found in the basic receiver design. The factors which limit
 
signal power measurement accuracy are:
 
s Front end gain variation (assuming constant temperature) with:
 
Input frequency
 
Supply voltage
 
* Quantization noise
 
* Thermal noise.
 
Of these factors,- the effect of quantization noise is negligible. Referring back to
 
Section 2.2, the design of the interface between the RF front end and the A/D converter
 
placed quantization noise more than 20 dB below the thermal noise for all input signal
 
levels.
 
Variations in front end gain with input frequency are caused by amplitude ripple
 
in the passband of the first IF filter. For noise estimation purposes, this ripple
 
has already been limited to less than ±0.1 dB, which is adequate for signal estimation.
 
At a constant temperature (±1oC), other gain variations are solely a function of
 
the regulation on voltages supplied to the front end amplifiers. The varioug mixers
 
are operated in sufficiently LO saturated mode that their output levels are virtually
 
unaffected by small variations in LO drive level. A number of tests wereperformed on
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Table 5-1. Radio Science Performance
 
Performance Parameter SOW Specification Receiver Capability 
Signal Power Measurement 
Accuracy ±1 dB ±0.7 dB 
Gain stability ±0.1 dB ±0.1 dB* 
Averaging times I to 60 sec 1,2,4,8,16,32,64 sec 
Estimate uncertainty (3a) 
* 1 kbps, C = -116 dBm (high SNR) 
Single sample 
0.1 sec (100 samples) 
10 sec (1000 samples) 
±0.04 dB 
±4.3 x 10-3 dB 
±4.3 x 10-4 dB 
9 100 bps, C = -146 dBm (low SNR) 
Single sample 
1 sec (100 samples) 
60 sec (6000 samples) 
*Assumes regulated power to front end 
-±0.41 
±3 dB 
dB 
±0.056 dB 
Frequency Measurement 
Frequency resolution TBD ±0.114 Hz (24-bit command)j 
Averaging times 1 to 60 sec 1,2,4,8,16 sec 
Frequency uncertainty (3a) 
* 100 bps, D = 
C = -126 dBm 
50 Hz/sec, 
Single sample 
1 sec (100 samples) 
5 sec (500 samples) 
10 sec (1000 samples) 
±3.78 Hz 
±0.377 Hz 
±0.169 Hz 
±0.119 Hz 
*1 kbps, D = 50 Hz/sec 
C = -136 dBm 
Single sample 
1 sec (1000 samples) 
5 sec (5000 samples) 
10 sec (10,000 samples) 
-
-
±7.53 Hz 
±0.24 Hz 
±0.11 Hz 
±0.076 Hz 
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gain stages typical of those proposed for use in the front end to determine their
 
sensitivity to changes in supply voltage. These tests indicated that voltages regu­
lated to 0.5% must be provided if the stability specification is to be met. Approxi­
mately 0.93 watts of regulated power (12 V at 77 mA) are required.
 
The A/D converter has its own internal voltage reference and hence is less sen­
sitive to supply voltage fluctuations. However, the A/D's power consumption is so low
 
(200 mw = -7 V at 29 mA) that the effect of adding it to the circuits receiving reg­
ulated power would be minimal.
 
It is estimated that with regulated power and additional temperature compensation,
 
the total front end gain will not vary more than ±0.5 dB with age, radiation, and
 
temperature. Table 5-2 presents the overall error figures associated with front end
 
gain. These figures indicate that an on-board amplitude calibrator would not be
 
required to meet the accuracy specification.
 
Table 5-2. Gain Errors
 
Age, Temperature, Power Supply Worst Case
 
Radiation Fluctuation Filter Ripple Error RSS Error
 
±0.5 dB ±0.1 dB ±0.1 dB ±0.7 dB ±0.52 dB
 
The effect of thermal noise on the signal power estimate is reduced by a process
 
of integration (averaging) which is implemented in the digital processor as
 
N
 
(N)(P) = 	 > (Isi + Q i) (5.1) 
i=1 
where
 
A 
P = the power estimate
 
N = the number of samples to be averaged
 
li,Qi = 	the ith inphase and quadrature component of the filtered
 
bandpass process
 
The output of the microprocessor to telemetry consists of two portions: the accumula­
tor value (I1i + Q i)) and the sample count (N). On the ground, P is then calcu­2 2i
 
lated to 	the desired accuracy. 1 and Q are 16-bit numbers which provide for better
 
resolution than the required ±0.1 dB. The processor is capable of multiple precision
 
accumulation so that the accumulator value can be transmitted without truncation or
 
rounding 	errors.
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The "weak law of large numbers" indicates that the variance of the estimate can
 
be reduced by appropriate selection of the number (N)of independent I/Q sample pairs
 
used in the integration process. This assumes, of course, that the signal amplitude
 
(without noise) is constant during the integration period. The number of independent
 
samples per second is a function of input bandwidth (bit rate) and thus, similarly to
 
analog systems, improvement is a function both of input bandwidth and integration time.
 
The worst case processor load imposed by the accumulation process (assuming one sample
 
per data bit) is less than 1%.
 
Table 5-3 presents calculations of signal measurement errors due to noise for
 
several combinations of signal level and data rates.
 
Table 5-3. Signal Power Measurement Error
 
Case I - High SNR (1 kbps, C = -116 dBm)
 
Single sample
 
Noise power (3a) = 20.0 dB relative to signal power
 
Quantization noise power = -40.0 dB relative to signal power
 
Total (3a) error = -20 dB relative to signal power
 
Improvement with averaging
 
0.1 sec (100 samples): Total error = -30 dB relative to
 
signal power
 
10 sec (10,000 samples): Total error = -40 dB relative
 
to signal power
 
Case II - Low SNR (100 bps, C = -146 dBm)
 
Single sample
 
Noise power (3a) = 0 dB relative to signal power
 
Quantization noise power = -20 dB relative to signal power
 
Total (3a) error = 0 dB relative to signal power
 
Improvement with averaging
 
1 sec (100 samples): Total error = -10 dB relative to
 
signal power
 
60 sec (6000 samples): Total error = -18.9 dB relative
 
to signal power
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5.2 FREQUENCY MEASUREMENT
 
The tuned frequency of the receiver is controlled by the NCO command word which
 
is generated by the microprocessor. When a signal has been acquired and is being
 
tracked, its frequency may be derived from the NCO command word and the frequency of
 
the receiver's reference source(s). The doppler offset is-then the difference between
 
the measured frequency and the "at rest" frequency.
 
A single 19.2 MHz TCXO of proven reliability in spacecraft applications has been
 
established as the receiver's sole frequency reference. All the receiver's internal
 
frequencies (LO's, A/D timing, etc.) are derived from this reference. Thus, the accu­
racy and stability of any frequency measurements made by the receiver are influenced
 
directly by the TCXO's performance. The relationship between the signal frequency,
 
reference frequency, and NCO command word is given by
 
S5 + ) (5.2) 
sig fref (50 + + * 40 5x 224) 
where
 
fsig = signal frequency 
fref = reference source frequency 
N = NCO command word
 
M = 	a positive integer (0,1,2, ...) which is set when the
 
receiver's center frequency is established
 
Figure 5-1 provides the basis for this derivation.
 
Two types of errors are associated with the frequency measurement process. Bias
 
errors are essentially constant over the measurement interval and are independent of
 
averaging time. Thus, they cannot be reduced by extending the averaging time. Random
 
errors have instantaneous values which fluctuate over the averaging time. Since they
 
behave as random variables, their effect on measurement accuracy can be reduced by
 
extending the averaging time. The major sources of bias and random errors are pre­
sented in Table 5-4.
 
The worst case error values attributable to the TCXO reference oscillator are:
 
-7
Accuracy ±5 x 10 per year (n+-500 Hz/year at 1 GHz)
 
-9
Stability ±1 x 10 per sec (z±1 Hz/sec at 1 GHz)
 
Radiation effects ±1 x 10-12 per rad (%200 Hz at 1IGHz after 200K rad)
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fSIG 	= f1L0 + fIF 
10= -5 	fREF (where M is the harmonic selected
(10 	 from the comb generator)
 
flIF 	=31 MHZ = 
f2LO - f2IF
 
_2F (a fixed relationship necessitated by the I/Q
-4 

sampling scheme)
 
5
f2LO 
 3 fREF 
 fNCO
 
fNCO 	-5x2 24
f 	 N 5xfREF (where N is the NCO command word)
 
Therefore
 
fREF (50 + L2+ 5 - 1 2NfSIG 

Figure 5-1. 	Relationship Between Receiver Tuned Frequency,
 
NCO Command Word and Reference Source Frequency
 
Table 5-4. Frequency Measurement Error Sources
 
Bias 	Error Sources
 
Reference oscillator accuracy (long term drift)
 
Radiation effects on the reference oscillator
 
Random Error Sources
 
NCO quantization noise
 
Tracking loop jitter
 
Reference oscillator stability (short term drift)
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The accuracy and stability figures are taken directly from the manufacturer's guaran­
teed performance specifications over temperature and hence may be pessimistic by a
 
factor of 2 or 3. The radiation effects figure is the one commonly employed by TRW's
 
vulnerability and hardness group in their analyses. This again is a somewhat pessimis­
tic value as JPL measured =1.8 x 10-11 per rad in their testing of the Jupiter
 
Orbiter's ultra stable oscillator.
 
The peak error due to quantization of the NCO command word is
 
(19.2 x 06)
5x224 = ±0.114 Hz. Assuming a uniform distribution of error, the rms error 
associated with the NCO command word is then 0.0661 Hz which should be negligible.
 
The tracking loop performance was discussed in detail in Section 3.
 
As with amplitude measurements, the effect of random errors on the estimate can
 
be 	reduced by a process of integration which is implemented in the digital processor
 
as
 
K
 
(K)(N) Z N. (5.3) 
5=1 
where
 
A 
N = the NCO command word corresponding to the estimated frequency
 
Ni = the ith NCO command word
 
K = the number of samples to be integrated
 
The output of the microprocessor to the telemetry consists of two portions: the
 
A
 
accumulator value (2-.Ni) and the sample count (K). On the ground, N is calculated
 
and the frequency estimate is obtained by using equation (5.2).
 
The NCO command word utilizes 22 bits of a 24-bit (3 byte) format and thus the
 
accumulation process might appear somewhat awkward. The processor, however, is
 
readily capable of multiple precision accumulation and the NCO word update rate is
 
sufficiently slow that worst case processor load is under 1%. Table 5-5 presents
 
worst case frequency measurement errors.
 
For those missions which cannot tolerate the levels of error introduced by the
 
TCXO, a number of alternatives are available. These include:
 
* 	Provide radiation shielding for the receive reference oscillator
 
(bias error reduction only)
 
* 	Provide a frequency calibrator to measure the TCXO output frequency

(bias error reduction only)
 
* 	Use the spacecraft on-board reference oscillator as the receiver
 
reference oscillator.
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Table 5-5. Frequency Measurement Error
 
Bias error (fref = 19.2 MHz, fsig = 991.0 MHz) 
Accruacy Radiation Worst Case RSS 
Error Error Error Error 
±499.5 Hz ±198.2 Hz ±697.7 Hz ±537.4 Hz 
Random error 
High SNR (Loop BW = 3 Hz, data rate = 100 bps, doppler = 50 Hz/sec) 
Single sample 
3o Stability 3a Loop Jitter Peak NCO Worst Case 
Error Error - Quant Noise Error 
±2.973 Hz ±0.69 Hz ±0.114 Hz ±3.777 Hz
 
Multiple samples
 
3o Error After 3q Error After 3a Error After
 
100 Samples (1 sec) 500 Samples (5 sec) 1000 Samples (10 sec)
 
±0.377 ±0.169 Hz ±0.119 Hz
 
Low SNR (loop BW = 3 Hz, data rate = 1 kbps, doppler = 50 Hz/sec)
 
Single sample
 
3a Stability 3u Loop Jitter Peak NCO Worst Case
 
Error Error Quant Noise Error
 
±2.973 Hz ±4.5 Hz ±0.114 Hz ±7.59 Hz
 
Multiple samples
 
3a Error After 3a Error After 3a Error After
 
1000 Samples (1 sec) 5000 Samples (5 sec) 10000 Samples (10 sec)
 
±0.24 Hz ±0.11 Hz ±0.076 Hz
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Radiation induced errors can be reduced by shielding the receiver's reference oscilla­
tor. A special removable shield could be configured and then utilized only on those
 
missions which demonstrated a favorable tradeoff of additional weight vs reduced bias
 
error.
 
A frequency calibrator would require an on-board reference source whose accuracy
 
is substantially better than that of the TCXO. It is estimated that a calibrator cap­
able of measuring the TGXO to an accuracy of ±1 x 10-8 (plus the on-board reference
 
uncertainty) would require approximately 1.5 watts. Since the calibrator could reduce
 
only long term errors, it would not have to operate constantly and therefore its aver­
age power consumption would be substantially less than 1.5 watts. The worst case bias
 
error remaining after use of the ,calibrator would be ±10 Hz. As with shielding, the
 
additional weight and power consumption attributable to the use of the calibrator could
 
be traded off against the reduction in bias error to determine if its use was
 
justified.
 
Missions which utilize the DSN standard transponder are equipped with a JPL ultra
 
stable oscillator (USO) whose output frequency is in the range of 19.08 to 19.17 MHz.
 
The exact frequency is determined by the S-band transmission frequency assigned for
 
the transponder's one-way TLM operating mode. The ultra stable oscillator has sub­
stantially better stability and accuracy than a TCXO. Nominal performance values are:
 
Accuracy can be improved to approximately 1 x 10 10 by earth measurement of the one-

Accuracy ±1 x 10-7/3 years C-±100 Hz/3 years at 1 GHz) 
Stability ±1 x 10- 12/second ( ±O.D0I Hz/second at 1 GHz) 
-
way TLM frequency.
 
The output frequency range is sufficiently close to the TCXO's that it could be
 
used as the receiver's reference oscillator if certain modifications are made to the
 
front end. Table 5-6 presents the worst case frequency measurement errors when the
 
USO is used as the reference oscillator.
 
The second IF frequency, the center frequency of the second local oscillator, 
and the NCO tuning range are influenced by the reference oscillator frequency. The 
frequencies which result from use of the USO are shown in Table 5-7. The major impact 
of these changes in frequency is to require substantially better shape factor perfor­
mance from the crystal filter which extracts the desired LO frequencies (fmix-fNCO)' 
This is because, in the worst case, the fmix feedthrough signal is moved some 200 kHz
 
closer to the desired passband-and the (fmix+fNCO) product is moved 385 kHz closer.
 
It is very doubtful that a single filter could provide the required combination of
 
percentage passband and shape factor. Thus, at least one additional filter and buffer
 
stage would be required to achieve the same suppression that a single filter gives
 
when used with the TCXO.
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Table 5-6. 	 Frequency Measurement Error
 
(Ultra Stable Oscillator)
 
Bias Error (f = 19.17 MHz, fSig = 989.3 MHz) 
Accuracy Radiation Worst Case RSS 
Error Error Error Error 
No 
calibration ±32.98 Hz ±197.9 Hz ±230.8 Hz ±200.6 Hz 
Earth 
calibration N/A N/A ±0.21 Hz ±0.15 Hz 
Random error 
High SNR (loop BW = 3 Hz, data rate = 100 bps, doppler = 50 Hz/sec) 
Single sample 
3o Stability 3a Loop Jitter Peak NCO Worst Case
 
Error Error Quant Noise Error
 
±3 x 10-3 Hz ±0.69 Hz ±0.1144 Hz ±0.81 Hz.
 
Multiple samples
 
3a Error After 3a Error After 3a Error After
 
100 Samples (1 sec) 500 Samples (5 sec) 1000 Samples (10 sec)
 
±0.081 Hz ±0.036 Hz ±0.026 Hz
 
Low SNR (loop BW = 3 Hz, data rate = 1000 bps, doppler = 50 Hz/sec)
 
Single sample
 
3a Stability 3a Loop Jitter Peak NCO Worst Case
 
Error Error Quant Noise Error
 
-
±3 x 10 3 Hz ±4.5 Hz ±0.1144 Hz ±4.62 Hz
 
Multiple samples
 
3a Error After 3a Error After 3a Error After
 
1000 Samples (1 sec) 5000 Samples (5 sec) 10,000 Samples (10 sec)
 
±0.146 Hz ±0.065 Hz 	 +0.046 Hz
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APPENDIX A
 
COMPONENTS SURVEY
 
This appendix presents a list of components whose performance, reliability, power
 
consumption, and radiation hardness characteristics make them potentially applicable
 
to the hybrid receive design concept. To be included; a component had to meet the
 
following minimum requirements:
 
* 	Reliability - Qualification to MIL-STD-883 Class A or B
 
or MIL-M-38510 Class A or B
 
a 	Temperature - Qualified over the range -20°C to +600C
 
* Radiation - Capable of withstanding 200 K rad (Si) with reasonable shielding.
 
No claim is made as to the exhaustiveness of this list as it is intended only to pre­
sent starting points for alternate hardware designs.
 
Digital Logic
 
- 54 LSXXX family (Low power Schottky)
 
- Am 25LSXXX family (Low power Schottky)
 
- Am 27LSXXX family (Low power Schottky)
 
-	 RCA CD4XXX family (C-MOS with option "Z"processing)
 
(see RCA publication SSD-230 "High Reliability Devices")
 
Binary Multipliers
 
- TRW MPY-SA (8 x 8, 2's complement)
 
- AMD Am 25L05 (4 x 2, 2's complement)
 
- TI 54LS261 (4 x 2, 2's complement)
 
Analog-to-Digital Converters
 
- TRW ADC-04
 
- Precision Monlithics AD-02
 
- Micro Networks MN333 (0'to 70'C only)
 
Digital-to-Analog Converters
 
- Precision Monolithics DAC-08
 
- Precision Monolithics DAC-100
 
- Micro Networks MN333 (00 to 70C only)
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Operational Amplifiers
 
- Harris HA2520 
- RCA CA1O8A
 
- National Semiconductor LMlO8A
 
Analog Switches,
 
- 2N4856 
- 2N4859 
- 2N3970 
- 2N4091 
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HYBRID RECEIVER-PHYSICAL AND OPERATIONAL CHARACTERISTICS
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HYBRID RECEIVER-PHYSICAL AND OPERATIONAL CHARACTERISTICS
 
SIGNAL CHARACTERISITCS 
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Figure 4-1. Hybrid Receiver Physical and 
Operational Characteristics 
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